



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 5 Issue: XII Month of publication: December 2017 DOI:

www.ijraset.com

Call: 🛇 08813907089 🕴 E-mail ID: ijraset@gmail.com



# A New Approach of Area Efficient High Speed 1024 FFT/IFFT Processor

G.Ravi Kishore<sup>1</sup>, B.Sangeetha<sup>2</sup>

<sup>1</sup>Associate Professor, <sup>2</sup>M Tech Student, ECE Department, Vidya Jyothi Institute of Technology (VJIT)

Abstract: This paper proposes A new approach of area efficient high speed 1024 FFT/IFFT Processor. This processor utilizes 28% of complex multipliers with reduced area. These processors have flexibility of different Fast Fourier Transform sizes (2, 4,8,16,3,64,128,256 and 512) of length, So that the Hardware complexity reduced. The proposed mixed radix butterfly units can be designed in MATLAB SIMULINK. These processors verified by XILINX HDL tool modified with VERILOG language and implemented in 45-nmCMOS technology. The synthesis results shows that are a reduce by 19% and achieve a high throughput rate up to27.5GS/s at 530 MHz In addition, the processor can support for any FFT sizes by addition of stages and works for inverse Fast Fourier Transform by simply taking conjugation of Fast Fourier Transform.

Keywords: Fast Fourier Transform (FFT), Mixed Radix Multipath Delay Commutator (MRMDC), Butterfly Unit (BU), Throughput, verilog.

## I. INTRODUCTION

FFT is an important part in OFDM systems. OFDM has been used as a leading modulation technique for wireless and wire line communication standards, such as IEEE 802.11n/ac/ad [1], IEEE 802.15.3.C [2],DAB [3],ultra wide-band UWB[6], and optical OFDM[7][8].High speed OFDM systems such as wireless personal area networks(WPANS [2], UWB[6] and O-OFDM [7],[8] require high speed FFT computations to meet higher data rates. The FFT Computation of real input samples be in 1-4, gives the symmetry property of FFT to reduce the computational complexities in different area of applications like medical in electrocardiography [5]. The FFT processors proposed with real time processing requirements and less hardware complexity[s6].To achieves less area, memory based architectures[7] like application-specific instruction set processors meet the computation of FFT but they can not reach high-speed requirements. For high throughput rate, There are many pipelined architectures proposed[2]-[4].pipelined architures are divided into single path delay commutator [4],single path feedback [5],[6],multipath delay feedback or commutator [12]-[13]. The MDC architectures[7]-[12] are a high throughput and used multiple data paths to maintain easy synchronization control. The radix -4 MDC architures improve the area by reducing of complex multipliers from three to one in ech stage. To perform twiddle factor multiplications in one stage leads one clock cycle, another multiplication needs one more clockcycl faster than the system[31]. Therefore, the architecture in[31] may not used as high speed applications. To get high throughput rate, FFT architectures using folding transformations[32],[33]have proposed.

For high speed applications, processors requires a through put rate of over 2 GS/s,radix-80r radix-16 algorithms are used. Normally, the FFT size is a power of two, for typical like 128 ,256 ,512 and 1024 FFT sizes are not powers of eight. that is radx-8 algorithms cannot handle these FFT sizes. To provide these requirements, the proposed 1024 FFT processor meets the ofdm requirements by using mixed radix algorithm. therefore the proposed processors can perform FFT computations for sizes of not powers of eight. A brief interpretation on the128/256,256/512–point MRMDC pipelined FFT processors with eight parallel data paths can operate on high clock frequency. To maintain the demands of OFDM systems, three types MRMDC architectures are proposed [35]. shred multiplier of 1024 -point eight parallel MRMDC FFT processor have Type 1 reduces the number of butter flying units(BU's in the first stage. Type 2 proposes the shared multiplier of 1024 processor can reduce the complex multipliers for radix-8 BU's in the second stage. Type 3 combines both the Type 1 and Type 2 can reduce the number of BU's and complex multipliers.

## II. MIXED- RADIX FFT ALGORITHM

The N-point discrete Fourier transform (DFT is defined as  $X(k) = \sum x(n) W_N^{nk} k=0,102,N-1;n=0,1,2,N-1;$  (1) Where x(n) is the input sequence, X(k) is the output sequence, and Nis the transform length.  $W_N^{nk}$  denotes the Nth primitive root of unity, with its exponent evaluated modulo N and is expressed as  $W_N^{nk} = e^{-j(2\Pi nk/N)} = \cos(2\Pi nk/N) - \sin(2\Pi nk/N)$ . (2) When the FFT size is not a power of radix r, then mixed radix algorithm should be used. For example if



$$\begin{split} N &= 256 \\ n &= 64n1 + n2, \ 0 \leq n1 \leq 4, 0 \leq n2 \leq 64 \\ k &= k1 + 4k2, \ 0 \leq k1 \leq 4, \ 0 \leq k2 \leq 64 \\ \text{Substituting (3) in (1)} \\ X & (k) &= X & (k1 + 4k2) \\ &= \sum x(64n1 + n2) & W_{256}^{(64n1 + n2) (k1 + 4k2)}; 0 < n1 < 4; 0 < n2 < 64 \\ &= \sum \{BF_4(n2, k1)\} W_{64}^{n2k2}; n2 = 0, 1, \dots, 63. \end{split}$$

The 256 point mixed radix FFT algorithm can be derived from (4) by decomposing the remaining 64-point DFT into 8-point DFT twice.

The MRMDC architecture is explained using 128/256-point MRMDC FFT/IFFT processor .The architecture consists of BU's, delay commutators, and twiddle factor multipliers. In the first stage, the radix-2/4 BU can perform one radix-4 or two radix-2 operations to compute the 128 and 256-point FFTs. There are three stages based on radix-2, radix-4, and radix-8 algorithms. The input sequence of single path is divided into eight data paths.

#### III. EXISTING 128-POINT MRMDC FFT/IFFT PROCESSOR

The proposed FFT processor can support the 128-point FFT/IFFT in a similar manner to compute the 256-point FFT described in Section . As shown in Fig. 2, the proposed structure reduces the number of BUs from two to one in the first stage compared with the existing structure in Fig. 3. In Fig. 2, the input sequence of each data path is split into four data streams, and



Fig. 1. SMSS based 128/256 point FFT Processor

It takes 12 cycles using D4, D8, and D12 to start the first butterfly computation and four cycles to perform the radix-2/4 operations. To finish the radix-2 computation using one radix-2/4 BU, the proposed structure requires four cycles. Therefore, the first stage of the proposed processor also requires 16 cycles, even with one radix-2/4 BU. Thus, the structure consisting of one radix-2/4 BU in the first stage can reduce the hardware complexity without increasing the number of clock cycles compared with the existing architecture.





Fig2 : Existing first stage of the zeroth data-path for the 256-point FFT

- (a) Reducing the number of butterflies (Type I)
- (b) Reducing the number of complex multipliers (Type II)
- (c) Architecture employing the scheduling scheme (Type III)

In the first stage in Fig. 2, the radix-2/4 BU can perform two radix-2 butterfly computations. The proposed structure performs complex multiplications for the second stage before the delay commutator using the shared multipliers. The com- mutator is configured by the operation mode. In the 128-point FFT, the operation mode number is calculated by t modulo four. The commutator operates in four different operation modes for performing the 128-point FFT. Fig. 3 shows the proposed first stage in the dotted box shown in Fig. 1, which consists of the input buffer, butterfly processing element, and commutator. In the first stage, the input sequence of each data path is divided into four data streams (A, B, C, andD), which are delayed by the delay elements to synchronize proper cycles. The butterfly opera- tions in the first stage are performed by four data streams. The output data of the first stage are delivered to the second stage through the delay elements and the delay commutator by the operation modes .

The FFT size determines the delay cycle of each delay element and the butterfly operation of the first stage. Moreover, the switching of the multiplexers, MUX1, MUX2, and MUX3, depends on the FFT size regardless of whether the data on the same path are to be delayed or not. The control signals of the delay elements vary with the FFT size, and each delay element has different operation modes depending on the FFT size.

The input data multiplied by the appropriate twiddle factors are fed into the second stage for the radix-8 butterfly operation through the delay commutator, as shown in Fig. 1. In the second stage, the remaining radix-8 calculation without multiplications is performed because all the multipliers of the second stage in the existing one are moved to the shared multipliers in the proposed first stage. A suitable structure is required to ensure the correction of the FFT output data because the third stage in Fig. 1 is different from the second stage. All the output data generated by the radix-8 butterfly in the second stage are fed to the third stage by a specific order

in3(p,l) =out2(l, p) (13)



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor :6.887 Volume 5 Issue XII December 2017- Available at www.ijraset.com

where in3 and out2 represent the input data of the third stage and the output data of the second stage, respectively.

In (13), p and l represent p = 0, 1, ..., P-1 and l = 0, 1, ..., L-1, respectively.

P is the number of parallel data paths and L is the number of outputs from a parallel data path.

The proposed processor has the eight-parallel paths, and each path has eight- parallel data streams (A,...,H). The radix-8 BU operates in the third stage using the input sequence from the second stage based on (13). In the existing architecture, the second stage consists of the radix-8 BU in [16] that requires 11 complex multipliers. The third stage using the radix-8 BU also requires 11 complex multipliers. The third stage using the radix-8 BU also requires 11 complex multipliers. The third stage using the radix-8 BU also requires 11 complex multipliers. The third stage using the radix-8 BU also requires 11 complex multipliers. The third stage using the radix-8 BU also requires 11 complex multipliers. Therefore, the existing architecture requires a total of 22 complex multipliers. In contrast, the proposed architecture requires five multipliers and 11 multipliers in the first stage and the third stage, respectively. Therefore, the proposed architecture in Fig. 3 has 5 multipliers, while the existing architecture requires 22 multipliers for each data path. The proposed MRMDC in Fig. 1 has a total of 128 ( $16 \times 8$ ) multipliers because the processors have eight- parallel data paths, whereas the existing architecture requires  $176 (22 \times 8)$  multipliers.

#### IV. PROPOSED 1024-POINT FFT PROCESSOR

This subsection presents the proposed MRMDC 1024-point FFT processor. Fig 3shows the proposed processor that consists of four stages. The radix-2 BUs in the first stage are added to support the 512-point FFT compared with that shown in Fig. 1. The second, third, and fourth stages are the same, as shown in Fig. 1. The processor shown in Fig. 3 performs the 256-point FFT, which is similar to the 256-point FFT in Fig.3.



Fig3. Proposed MRMDC 256 point FFT processor

the input sequence is split into eight-parallel data paths that are delayed to arrange the input data order in the first stage. Fig. 3 shows one data path of the existing and proposed structures for the 1024-point FFT, respectively .all the multipliers of the third stage are moved to the shared multipliers in the second stage as we proposed in Type III. The SMSS shown in Fig. 3 can also be applied to the 1024-point FFT. To perform the 1024-point FFT, the proposed structure computes twiddle factor multiplications for the second stage using the shared multipliers on each parallel data path. By employing SMSS, the proposed processor can support both the 256-and 512-point FFTs. In addition, the proposed MRMDC can be applied to larger-size FFTs, such 2048, and 4096, using additional stages. For example, the 2048-point FFT processor consists of one radix-4 BU, the shared multipliers, one radix-8 BU without multipliers, and two radix-8 BUs.



Fig 4.block diagram of 1024 FFT/IFFT Processor



# V. RESULTS

The multiplexer, radix 2,and radix 2/4 and modified radix-8BU can be designed in MATLAB Simulink as shown in figures 4,5and 6.



The proposed 1024 processor operates in 3 types of operations. Type 1 can reduce the BU 's in the first stage. type 2 can perform the less number of complex multiplications using shared multiplier in the second stage. And type 3 can perform 2 types of operations to get high through put performance on the1024 FFT processor with high speed.



						Waveform :	1 - SimVision					-	_ • ×
Eile	Edit View Explore Format	Simulation 5	Yindows Help										cädence
20	🗄 🕼 🖓 🖉 🔿 🔨 💥	n ís × J	9 🖻 🕮 📶 📶 - 🔳 -								👋 🕂 🐄	u To: 🐘 🎊 🔍 🏙	iii. 💷 💷 📓
Sear	ch Names: Signal •	- 16 HP	Search Times: Value •	■ 魚. 魚.									
Pt, 1	ImeA • = 1000 • ns •	RR* = =	r   1000 III III	1 TR TR TR 🐠 🖜 🛤	1000na + 0						n	ne: S = 0 : 1000ns	E 🔍 🗄 🖓
× D	25 Esseine - 0		Deceline D										
"BR	Cursor-Baseline - 1000ms		caterine + 0										TimeA = 1000ns
di t		10 01	10	1 61	Isooni	Pagaus	People	hoons	poons	Troone	loooni	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
E).	B (0.000 p.0)	16.12	t0	101									
-05	B - 1021 [7:0]	1. 01	60	X 61									
-	са 🐴 b1022[7:0]	'h 01	60	(11									
5	ED 400 01023[7.0]	·h 01											
		1											
	E2 40 - 40 (7.0)	·F 10	xx ( 60	7 740	121	(0)		1.00	100				
		15, 10	an ( 00	X X **	131	103		1.00	1.00				
		-b 10	** 50	1 1 10	Lat.	01			100				
	E 407.01	'h 10	** 0	1 1 10	61	01		111	0.				
	FI 40 dS (7.0)	· h. 80		1 1 10									
	🕀 🐴 as (7 o)	·3. 10		) ) 20		01							
	(g. 🐴 a7(7.0)	·h. 10	xx 60	)) 30	(A1	08		(21	00				
	sa 🖘 estroj	.P 40	88 60	<u>X Xae</u>	(1)	(0)		(5)					
	00 🦇 e0 (7 O)	·P 10	88 <sup>00</sup>	<u>X X</u> 10	(11	(0)		(14	)(os				
	tis 🖘 erro(7:0)	·F 10	88 60	<u>X X IA</u>	(11	(0)							
	B 4 4 11 (2:0)	·h 10	22 00	<u>, , , , , , , , , , , , , , , , , , , </u>		(0)							
		- K 10	er 10		10	101			100				
		12.00	10	÷	÷	1.03		1.01	lat				
		-b 10	44 00		14	01		1.54	08				
	PB 40647301	·h 10	44 00										
	B 40 417(7:0)	·h 10		10									
	pa 🦇 atagrioj	·h 10		) )=0									
	pp 🐴 at e(7.0)	°h 40	xx 60	<u>) (</u> 50		(0)		<u>(</u> 5)		(0)			
	82- <b>43</b> 6 e820(7.0)	·P 10	88 00	))20	(0)	(0)		(9)		00			
	ф 🐜 «енрон	15, 10	aa ( 60	X X **	(++	100		Ret	(**	1 or			
		15 10		X X 10		100							
		15.00		÷÷		100				1 au			
		15.10	421.00		10	(0)		120	100	191			
	00 10 100 100	·h 10	az ( 60	<u>χ</u> χ	151	100		121	100	Ŷor			
	E2 - 1 + 427(7.0)	1h 40	88 ( 60	) ( 10	(p)	(0)		(0)	(10	(00			
	B-40 428(710)	'h 10		) ) 10									
	⊕- <b>%</b> 4997:0	'h 10	** ( 60	)()(##		(01		(0)		00			
	⊕- <b>¶&gt;</b> a00(7:0)	·h 10	44 EO										
	B 40 9112:01	1. 10	44 00	<u><u> </u></u>	1.11	( 08		21	21	100			
	(0 Max 432(7.0)	1. 10	22 00	X X 10	101			194	124	Los			
		13.40	er ( 10	Y X *0	101			Int	Tat	Tot			
	B-10 46770	'h 40	22 ( 00	¥ ¥70	101			101	Lat.				
	E 4 as(7:0)	'h 10		2 2 10									
	🕀 🦚 angroj	·h 10	** ( 50	( ) 10	01			(11	0	08			
	KIX		< <u>5</u>										
3	h 90												0 objects selected

a (finalostjuch) 👔 (studets) 👔 sergeetha | 👔 1245teg, module... 👔 (mod) | 👔 sergeetha | 🦉 1245teg, module... 👔 (mod) | 👔 sergeetha |

-	Applications Places Syst	tem 📵 🍭	8 🗹							0 😔	40 🛋 👘	Thu Aug 10, 3	1:54 PM root
						Waveform 3	1 - SimVision					1	_ • ×
Ere	Edit View Explore Format	Singlation	Windows Help										cådence
20	🐮 🖏 📽 🕼 🕷	6 6 × 3	🕽 🗑 🔘 n- 🔳-							👋 - 🕂	Send To: 🐘 😚	S 🖻 👬 🖗	🔍 📖 📖 📓
Sei	arch Names: Signal -	- 16 M	Search Times: Value -	I N. N.									
P.,	TimeA • = 1000 • ns •	R:	•-   D + 1000 00 00	몇 딸 및 🌒 🖝 📼	1000ns + 0						Time: 28 0:	1000ns	E 🔍 🗄 🖓
ש	(a) Decelore == 0												
-	ET Cursor-Baseline *= 1000ns		Baseine = U										TimeA = 1000m
1	Name Or	Cursor O-	<u> </u>	100ns	200ni	300ns	400ris	500ms	600ns 7	00ns  800ns		300ut	
B	(i) 40% a34[7.0]	·P 00	XX (00 )	(N	01			10	(AI )	80			
278	B - 10 035[7:0]	·P 00	XX 00										
:05	E 🐨 036[7:0]	.P 60	28 00										
	E 4 a37[7.0]	.P 00	XX 10	10	101			50	61	to			
-	E 40 039 [7:0]	<sup>1</sup> h 60	** 10	191	1.01			10	(A)	to			
	E 406 439[7:0]	-16 CO	11 10	10	101			10		10			
	E and and and	11 60			100								
		·h 60			108			10		m			
	n (4370)	·b 00	22 00	(e)	01			10	71	60			
	B 10 0447 01	1h 00	22 60	(a)	100			10	71	60			
	E 4 045[7:0]	1h 00	22 00	01	01			28	38	80			
	E 400 046[7:0]	°h 60	22 00	01	01				(31				
	E 4 047[7:0]	°h 60	RE E0					26		60			
	E 40 048[7:0]	·h 60	AK E0										
	B 409 0497 01	°h 60	44 (10	10		) so		10	)	60			
	E - 1020 - 2012 0	°h 60	4X 60	(F)	E1	10		10	(68	60			
	🗄 🐠 9211401	·h 00	XX (10	(50		( 10		60	)	60			
	B 409 9255 01	·P 00	XX 100	21	(#1	10		10	(98 )	60			
	(i) 40% ass(7.0)	·P 00	XX 60										
	B 4 o54[7.0]	.P 60	22 60	51		10			X				
	£ 4 4 o55 [7:0]	.P 00	22 00	11	E1	10		10	(01	60			
	E1 40 056[7.0]	·P 00	22 10	28	71	10		15	11	to			
	B 40 924 [1:0]	.P 00	XX 10	21	31	10		18	51	to			
	E 40 059[7:0]	"h 60	10 LO	121	1.88	<u>, 10</u>			(s)(	10			
	E 40 059[7:0]	-h 60	10 L						100				
	E 10 acol7 al	-h to		100	<u>/11</u>	10		18	(DI	10			
		15.00	** 10	(n)		10		7.0		10			
		15.00	** 10	121	121	10		50	<u>, n</u>	10			
	B 00 (647.0)	·b @	22 00	151	121	1 10		10	01				
	B 10 0557.01	·h 60	72 00	151	(re	1 10		10	31	60			
	E	1h 00	72 00										
	E 4 a67[7:0]	°h 60	xx to	(31	161	) to		10	(m	60			
	E 4 aca [7:0]	°h 00	HR ( EO	61	(9)	10		70	(14	60			
	E 40 dta[7.0]	°h 60	ss [ 60 ]	(81	(91	( 10		70	(14	60			
	E - 10 - 10 - 10	·P 00	XX 10	(9)	(11	(10		10	(*)	60			
	B - 200 92112 01	·P 00	XX (10 )	(9)	(21	<u>)</u> 10		10	(**	60			
	El-10 9252 01	'h 00 🍃	XX (10		21				(58 )				
	(B 💶 azətza)	.P 00	XX (10 )	(21	(21	<u>)</u> 10		8.0	(01 )	60	-	-	
	19 40 o74[7:0]	·P 00	XX ( 00	21	191	<u>χ</u> εο		40	(01 )	10			
	El 🌇 075(7:0)	.P. 00	XX 00 (	[0]	101	χ εo		90	(	10			
	E - 10 076[7.0]	.P 00	28 0	01	01	) to		30	(B8	60			
	H 40 07717.01	*h co	10	[31	A1	2 10		28	101	60			

🖉 🗞 jimistor stati (24, b. stlp) nj 👘 👘 Sangeetha 👔 sangeetha 👔 rootiji cadis-://De... 🕅 NCLaunch : /root... ) 🗽 Design Browser ... 🔳 Console - SimVis... 🕵 Weweform 1 - S.... 🕵 📓 🖀





					Wave	Horm 1 - SimVision				
/ Edit View Explore Form	ad Singlation	Windows Help								ci
2 12 14 14 14 14 14 14 14 14 14 14 14 14 14	6 PD (E) × ()	)9 🕞 🕪 💷	-							👹 - 🐳 Gend To: 🐘 🚝 🔍 🏙 👯 🥅
arch Names: Signal •	± 45 68°	Search Times: Vi	100 V V	烈。 烈。						
TimeA * - 1000 * ns	- Rat - 🗠 :	💁 🛛 +  1000 🛛	0 III   T II II   ()	🗎 🌃 🖬 🖓 1000ns + 0						Time: 🕸 🛛 : 1000ns 💌 🧶
Baseline - 0		Dateline - D								
Corsor-Beseine + 1000ne		0	HODAL	12004	120004	1400or	150004	Konor	120004	InneA -
In the second se	Curtor		·		- Jacony			· · · · · · · · · · · · · · · · · · ·		loonin loonin .
101-000 ert24[7:0]	·P 08	xx 00								
	12.02									
	15.01		111	1 mil	Tat		1.00	1 50	101	
CD	15.01	101	2.2.0	1.10	1 an		1.00	Î an		
	15.02	101	2 2	¥ 20	100		Ŷ 10	140		
(A) 4130(7.0)	·b 03	88 OF	1 1 10	100	100		200	1 10		
(i) 4121 [7:0]	1h 08	*** 01	1 200							
in the state of the second sec	-P 01	XX 00								
🕀 🧠 araap ar	'h 01	** (01	)) ( 10	2 60	100		10	10		
cp 4 et 34 pr. ot	1b. 09	XX 08	) (**	<u>)</u> #0	00		<u>) </u> #0	10		
🕀 🧠 dios proj	1h 01	*# (OD	) )=0	2.80	00		20	10		
ED-409 413814101	·P 08	XX 00	) )=0							
@ 10777.0]	*h 01	416 (OD								
(i) - 40% of 38(2:0)	'h 08	XX 00								
ca-406 4120[7:0]	-P 01	88 OF	( ) ==	50	00		( and	100		
(i)	·P 08	#X 00	<u>) ) to</u>	70	100		1 20	10		
GD 🌇 d141[7:0]	.P 01	32 01	1 1 10	10	00		1 69	1 40		
@-400 a1427.0]	1 N OF	*** 01		X 10	100		X 63	10		
cip 🐴 an 43 (7.0)	-P 08	жж. ОБ	1,110	10			199	<u></u>		
G 4 4 6 7 10     [         ]         ]         ]	'k 01	11 ( 01	1 1 10							
cg	- A. OF	XE 01	<u>, 10</u>		100		10		100	
(i) 4	14 01	*** 000	1 1 1	2 40	46		***	1 80	6 a b	
Gi an 47(20)	10.00	XX UT	1 1 20		00		120	1.00	00	
140 Mag d140[7.0]										
di tatan										
G 41517201	10.01	100	1110	1 (0	100		110	110	Lot	
ID 10 d15217.01	·b. 08	XX (0)	1 100	¥19	100		119	179	Top	
(H 10 disar a)	16 01	*** 01	1 1 1 1	2.44	0.0		2.0	211	100	
PR-500 (115417 01	1h 01	XX 00								
G 4 al 557.01	*h 08	82K 00	1 1 1 1				2.00			
(0.793rb @P-0	1h 08	** ( 00								
cg See e157(7.01	1b. 01	XX 00	1 1 24		100		2.24		200	
(i)	14 01	an ( 02	() (14		00		24		0.0	
(i) 41592.01	*b. 09	XX 01	X X 🐼	X 10	X00		X 20	X 70	100	
ta - tao dicop oj	-P 01	XX 01					100			
	*h 08	RH 00	) ) 20							
to the energy of	.P 01	XX 00								
Head of the second sec	18 03	as ( 05	1 1 40	1 60			120	, ao	1 an	
C1 400 (11641/01	-P-01	XX 00	) ) 10	7.60			7,50	7.40	700	
ch 👞 atespioj	.P.01	38.05	10	) 60			1 80	1.00	Los	
<ul> <li></li></ul>	- h - 01	AN 00	7 7 10	2.69			7.00	1.40	100	

	applications Places sy	stem 🕑 🏐	s 🔛									Thu Aug 10,	, 1:55 PM FOOT
<b>*</b>						Way	reform 1 - SimVision						
Eile	Edit View Explore Form	at Singlation	Windows Help										cādence
80	👷 🛍 🗤 🗠 🔌	6 6 × 3	9 19 00 <b>n- 12</b> -								🗳 - 🐇 Send To: 🕯	a. 🚝 🛋 📽	📖 💷 📰
Sear	ch Names: Signal -	- 16 M	Search Times: Value	-	- 0. 0.								
PU, 1	imeA •   -   1000 💌 ns	- Rtt E =	- III + 1000 III E	3 땜땜뙈	🍅 📭 📷 1000ns = 0						Time: St	0 : 1000ns	II 🔍 🗄 I I II
$\times \odot$	Baseline *** 0												
8a	Cursor-Baseline + = 1000ns		Daseline = 0										TimeA = 1000ns
120	Name Ø	- Cursor O-	0	100ns	200ns	300ns	400ns	500ms	600ns	700m	800ns	900ns	
	G1 400 ottesp 0]	.P 03	88 03										
÷.	B great al	.P 03	xx ( 0)	1 198	100			(31	) 10	140			
-05	(1707.0)	.F 03	xx 03	198	100			38	10	10			
	(i) 171[7:0]	·P 03	xx ( 0)	1 1 #0	100			X 94	X 20	140			
5	(i) 4172[7:0]	.P 03	es 03	1.188	40				770				
	tip 🐴 a173[7.0]	.P 00	XX 03	1 1 10	100			(20	<u></u>	140			
	(i) 4174[7:0]	.P 03	KK 03										
	rin-40a, an 25(2 ft)	'h 03	38 ( 0)	1.50	100			DE	X 10	10			
	[176[7:0]     [2]	. n. 03	42 01	10		100		<u>, 11</u>		40			
	(i)	·P 03	xx ( 0)	1 1 10	× .	<u>, 60</u>		(10	v .	140			
	(178[7:0]	· h 00	82.03	1 20	120	<u>, oa</u>							
	(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	· h 00	xx ( 03			<u>X 00</u>							
	[0.130[7:0]	· h 00	82 00	1 1 30	180	<u>,</u> 00		100	<u>Å</u> 60	110			
	(181(2.0))	.P 03	** 03	1 30	180	100		180	1 80	18			
	ti	.P 00	xx 0)	50		<u>, 00</u>		SE		140			
		.P. 03	** 01	1 1 20		100		180	<u>, ea</u>	10			
	EB 4184[7.0]	.P 00	xx ( 0)			<u>, 00</u>			10	140			
	@ 105[7:0]	. P 03	KK ( 03	<u>_U</u>		100			<u>,</u>	10			
	(ii) 405 (186[7.0]	·P 00	22 03	20					150				
	(B - 1926.01	. P 03	88 03	1.1.86	19	100		28	1 202	40			
	(1887.0)	.P 03	28 03	30	18	100		(3)	118	10			
	(B) (1901.0]	. P 00	xx ( 0)	1 1 26		100		Pi		1 40			
	@- <b>%</b> (1907.0)	·в 03	** 03			100		181					
	ta 🚛 4101[7:0]	.P 00	xx: 0)			100			10	140			
	H	.P 03	ee 01										
	ta-ae questant	.P 00	22 03	50	20	100		00	610	40			
	(i) 4194[2:0]	. P 03	HH 03	50	20	03		10	200	10			
	ra 4195(2.0)	·P 03	XX (0)	1.10	30			610		10			
	(0.4136[7:0]	. n. ou	88 01	1 1 20		( 00		1.44	<sup>10</sup>				
	(i) (197(7.0)	· h 00	XX ( 0)	30		100							
	[0.198[7.0]	· h 00	22 00	1 1 30	100	100			<u>/</u> #0	110			
	H = 4199[7:0]     H = 4199[7:0]     H	'h 03	HH ( 03	150	20	1.00		(10	190	118			
	erooty of	· h (0)	212 00	1 1 40	1/2	100		120	13°	<b>1</b> 10			
	(a) (2017.0]	- h 03	22.01	1 1 20	191	100		(AI	Era	10			
	(a) (400 (2 10))	· h 00	XX ( 03	128		7.00		(AB	1 10				
	th - exostant	.P 00	xx ( 0)	1 1 20	1.0	100		(3)	120	140			
	① - · · · · · · · · · · · · · · · ·	.P 03	## 03	1 198		1.03		<u>(n</u>	7 88	140			
	EB 4 9 9506 [7:0]	.P. 03	xx ( 0)	1 10	140	100		28	100	148			
	(i)	. n. 03	42 01	- <u>( ( 10</u>	AB	- You		(m	102				
	(ii) (iii) (iii	6.00	22 (0)	1 1 40	196 1	You		(3)	Y 29	140			
	(i)	12.00	XX 00	1 1 10		1 m		1.00		10			
	(B) 100 00001 (0)	· h · 63	AN ( 03	1,10		1 co							
	ED 40 (2107.0)	·P 00	XX 00										
	(0) 100     (0)     (0	·P 03	88 (0)	1,120		You		(11		100			
J	FI		K										

					Wav	eform 1 - SimVision					
t ⊻iew Exglore Fo	rmat Singlation	Windows Help								1.42	Q
1998 🐨 🖉	% © © ×	🕽 🗑 🕕 🎮 - 🛛 🖳 -								Send To:	家族の認知
Names: Signal •	🗉 🛝 🕸	Search Times: Valu	•	Ø. Ø.							
A • - 1000 ·	ns • 💏 • 🛶 !	<u>م</u> - ا	🖾 뜀 랲 맥 🖬 👅	1000rs + 0						Time: \$	음편 0 : 1000ns 💌
Easeline 🕶 = 0											
Cursor-Baseline • = 1000ns		Beseline = U									Time
10	o∗ Cursor o∗	0	100ns	200ns	300ns	400ns	500ns	600ns	700ns	800ns	900ns
a23317.01	·h 00	XX 03	()(A8	198	0		24	193	10		
🐚 d234[7:0]	'h 00	XX 03									
🔈 d23617.01	·P 03	XX 03	00) (10	20	00		DI	( 69	40		
🔈 d536b.01	.P 00	жк 01		188	( 0)		Di	(8	(40		
a237[7:0]	'E 03	xx 03	( ) 76	08	00		(38	A8	(40		
esset. 01	· 5 60	22 03	1 20								
a2397.0]	·h 00	AX 01									
0240[/10]	15.00	22 01	1 1 1 1 1		100		1 21		10		
	11.03		1 1 10	Y wo	100		100	Varia	140		
	15.03	** 01	1 180		100		100		140		
	15.03	vv 01	1 1 1 1 1	10	100		1 21	10	140		
424572 01	15 03	*** 01	100						10		
AD467 01	15 00	xx: 03	1 1 20		100		(11)		110		
d24707.01	·b. 00	xx 01	1 1 10	70	i o		150	190	140		
d2487711	· h 00	xx 03	1 1 58	178	¥ or		178	19	140		
d24917.01	15.00	xx 01	50	70	00		11	20	40		
a2507-0]	·P 00	жж 00									
a251[7:0]	'h 03	xx 03	48	48	00			28			
🔈 d252(7.0)	1h 00	aa 03			) 00			(10			
🔈 d253[7:0]	'h 00	жк 00	28	A8	00		(88	( 69	(40		
🔈 d254[7:0]	'h 00	zz 03	28	A8	00		88	08	(40		
🖕 d255(7.0)	·P 03	XX 03	() 50	20	00		191	59	00		
🖕 dS2615.0]	.P 03	жк (O)	()(#0								
d257[7:0]	.P 03	xx 03	0.00	20	00		30	0			
්දේ දේ කිරීම විද්යා විද්ය විද්ය විද්ය විද්ය විද්ය විද්ය විද්ය විද්ය විද්යා විද්යා විද්යා විද්යා විද්යා විද්යා ව	·P 00	XX 01									
assets 0]	.P 03	XX 03	30	A0	100		(*)	7.00			
<ul> <li>d260[7:0]</li> </ul>	'h 03	28 03	1,150	160	100		10	100			
	15.03		1 1 10	140	X m		1	100			
waeara ni	15.01		1 30	Lan Lan	Ym		100	Ym			
	10.00		1 1 10	110	Ym		150	100			
100517.01	15.03	22.03	1 1 18	110	100		(pix	100			
d26617 01	1h 00	28. 03	1 1 18	1 10	X oa		(or a	Ϊœ			
626707.01	'h 00	xx 00	1 100	70	00		100	ž co			
anter 10	·P 03	xx 01						χω			
a269(7.0)	'h 09	HK 03	28	30	00		01	100			
a270[7.0]	1h 00	xx 03	20	30	00		08	( co			
627127.0]	*b 00	xx 00	()(20	10	00		(50	(00			
a272[7:0]	'h 00	жк (0)	( 10		( 0)		10		(40		
a273[7:0]	°h 00	2X 03	1 10	-	<u>)</u> 09		20		) 40		
a274[7.0]	.P 03	XX 03	0 20	60	100		(#8	20	0		
az75(7.0)	.P 03	XX 03	() \$0				(50		140		
		21	1 1 8.0	110	7.03		7.66	1 wo	140		



-					Wav	reform 1 - SimVision					-
ile Edit View Explore	Format Simulation	Windows Help									cād
le "le litte en el	× 🛈 🛍 🗙	🕽 🕥 💷 🕅 - 🗍	-							🥸 - 👘 Send To: "	19. XX 19. 22 11. III II
earch Names: Signal •	🔟 🛝 🔐	Search Tines:	Value	the the							
TimeA - 1000	💌 ns 🕶 🎘 🗧 - 🚈	- III + 1000	· · · · · · · · · · · · · · · · · · ·	1000ns + 0						Time: §	🕾 (0 : 1000ns 🛛 🖃 🔍
Deseine - 0											
Cursor-Baseline *= 1000	09	Baseline = 0									TimeA = 10
Name	o- Cursor o-		100/15	[200ns	300ms	400ns	500ns	1600/16	700ms	800ns	900no
E 40 0992 7 10	·F 60	MR 00			<u>, 00</u>		240		100		
①	·2. E0	HE ( 00	<u></u>	190	A op		1 10	198	A GD		
III 405 d004[7.0]	-2, 10	88.00	<u> </u>						A OD		
III No assistriot	-3. 60	281 00		190	100		120		100		
C and a second such	-A 40	28 00		10	100		1.50		100		
	13. 50	ww/ 00		1 20	Y or		149	7 89	7.00		
	25.40	ww/ 00						1.40			
(B)-10 09907 01	'h 69	ME 00	1100	100	200		120	LAD.	200		
G (0 (0 (0 (0 (0 (0 (0 (0 (0 (0 (0 (0 (0	18.00	**** 00	i i i i i	i n	Top		100	120	an an		
GD 409227 CI	· h = 0	AK 00	1 1 19	10	Top		10	170	2 ap		
101 102 dtp2317 ct	·b. 60	22.00	1 1 10	1 10	200		1 60	170	200		
111-510-0111417-CE	·3. 60	2x 00									
(B) 400 d995(7.0)	· 3. 60	ME 00	1 10								
(F) 400 d99907.01	· h. 60	HE 00	100	10	100		10	10	100		
(ii) (19) (19) (17) (1)	· 3. EO	88.00	1 1 2 4	10	0.0		10	30	0.0		
EX 492617.00	·b. 60	88 00	( ) 10	20	X 08		50	100	00		
E2 - 40 - 099917.00	·3. 60	RE 00	X X 19	100	X 00		1 50	20	X 00		
(ii) -4(iii) a1000(7.0)	·3. 60	ME 00									
⊕ 4001 [7:0]	·> =0	HR 00	X X ···								
(i) 41002(7.0)	·3. EO	86 0D	1.14								
FR 405 81003/7 01	·b. 60	xx 00	1 2 9 9	1.9	200		2.9	1 10	00		
E2 40 d1004[7.0]	·3. 60	RE 00	X X 22	1 20	X 00		20	100	X 00		
(ii) 4(1005)7.0]	13. EO	28 00	( ) 74	10	00		10	( A0	X 00		
⊕ 41006[7:0]	·> E0	HR 00									
(i) 41007(7.9)	·3. EO	86 0D	<u>) )</u>								
ED 400 d1005(7.0)	·3. 60	222 00	( ),**								
E3 40 v1000[7.0]	·> 40	vv ( 00	() (m)		Xoe		<u>X</u> 10		Xae		
General Control (2.0)     General Co	·2. 60	MR 00	()(9	(#0	00		50	) #0	( 00		
(i) 1011 [7:0]	.7 80	NE 00	( )(#4		100		200		00		
ED 10 d1012(7.0)	.2 60	XX 00	()(**								
E 40. 01013(7.0)	· 5. 60	XX 00	()(**								
Has d1014[7:0]     Has d1014[7:0]	*h E0	HE 00									
EB 400 01015(7:0)	.7 10	XK 00	(1)89	1.80	Xoe		2.50	140	Xoo		
E 40 01016(7.0)	.7 10	2K 00		1.20	Yee		720	(30	700		
(i) (i) di017(7:0)	N 10	HE 00	1 X M	1.24	Yos		7.49	1.88	Xoo		
(ii) *(2, d1010(7.0)	.7 10	42,00	1.74		Xop		198				
(II) - 41016(7.0)	- X 40	22,00	- C <sup>44</sup>	1 N N N N N N N N N N N N N N N N N N N				20	100		
(ii) 01020(7 0)	A 10	AK 00		A.12	, or .				100		
(ii) (iii) d1021(7.0)	10 10		0.02	0.0	0.00		÷		Y as		
CD 01022[7.0]	12.10	00		1.00	Yos		÷	100	X 00		
[4] 010230201	- A. 60	201 00	1.1.59	Ya.	100°			Y20	100		
(d) 100 100 (1:0)											
100									-		
112		- P-6									
35											0 objects s
finaloutputs]	students]	) 💼 sange	eetha 📄 🍞 102-	top_module 🛛 💼 (roo	t) 📋 sai	ngeetha 🛛 🛄 roo	t@cad5:-/De 🕅 🖿 N	CLaunch : /root   🗽 De	esign Browser 🗎 🔳	Console - SimVis 🛞 W	aveform 1 - Si 🐹 📃

Fig 7. Xilinx result of 1024 FFT processor



Fig 8. RC result of 1024 FFT processor



Fig 8. Physical Design result of 1024 FFT processor





#### ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor :6.887 Volume 5 Issue XII December 2017- Available at www.ijraset.com

#### VI. COMPARISONS

Table	1 Performance	Comparison	n Table
rabic	1.1 CHIOI Manee	Comparison	

processor	Existing128	Proposed128	Proposed 1024					
Area(mm2)	11,82,099	3,56,810	20,21,796					
Power(uw)	1,41,630.8	8,97,534.5	37,34,251					
Timing(ns)	5.30	2.615	1.735					
Clockrate(Mhz)	188	382	570					
Gate count	4,52,634	1,71,804	2,40,43,548					
Throughput (GS/s)	1.5	3.056	4.560					
TGR	0.0001856	0.0009961	0.000152					

#### Table 2. Comparison For Hardware Complexities

	Existing	Existing1024	Proposed128	Proposed1024
	128			
Radix	4,8	2,4,8	4,8	2,4,8
No of data	8	64	8	64
paths				
No of	224	1792	160	1280
multipliers				
No of adders	1104	8832	776	10920

#### Table 3 . Technology wise comparision table

	Cadence(180nm)	Cadence(45nm)
Area(mm2)	20,21,796	5,38,660
Power(uw)	37,34,251	20,99,075
Timing(ns)	1.735	0.001

#### VII. CONCLUSION

In this thesis report we proposed A Shared Multiplier For Effectual Area Of 1024 Point Fast Fourier Transform Processor. This processor utilizes 28% of complex multipliers with reduced area. This processors have flexibility of different fast fourier transform sizes (2,4,8,16,3,64,128,256 and 512) of length, So that the hardware complexity reduced. The proposed mixed radix butterfly units can be designed in MATLAB SIMULINK. This processors verified by XILINX HDL tool modified with VERILOG language and implemented in 45-nm CMOS technology. The synthesis results shows that area reduce by 19% and achieve a high throughput rate up to 27.5GS/s at 530 MHz. In addition, the processor can support for any FFT sizes by addition of stages and works for inverse fast Fourier transform by simply taking conjugation of fast Fourier transform.

In addition the proposed architecture can apply any FFT size greater than 256 point using additional stages.

#### REFERENCES

- [1] S.-J. Huang and S.-G. Chen, "A green FFT processor with 2.5-GS/s for IEEE802.15.3c (WPANs)," in Proc. Int. Conf. Green Circuits Syst., Jun. 2010, pp. 9– 13.
- P.-Y. Tsai, T.-H. Lee, and T.-D. Chiueh, "Power-efficient continuous flow memory-based FFT processor for WiMax OFDM mode," in Proc. Int. Symp. Intell.Signal Process. commun. Syst., Dec. 2006, pp. 622–625.
- [3] X. Guan, Y. Fei, and H. Lin, "Hierarchical design of an application specific instruction set processor for high-throughput and scalable FFT processing," IEEETrans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 3, pp. 551–563, Mar. 2012.
- [4] S. He and M. Torkelson, "Designing pipeline FFT processor for OFDM (de)modulation," in Proc. Int. Symp. Signals, Syst., Electron., Sep. 1998, pp. 257–262.
- [5] C.-H. Yang,T.-H.Yu, and D.Markovic,"Power and area optimization of reconfigurable FFT processors: A 3Gpp-LTE example," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 47, no. 3, pp. 757–768, Mar. 2012.
- [6] T. Cho and H. Lee, "A high-speed low-complexity modified radix-2<sup>5</sup> FFT processor for high rate WPAN applications," IEEE Trans. Very Large Scale Integr. (VLSI)Syst., vol. 21, no. 1, pp. 187–191, Jan. 2013.
- [7] C. Chung, S. Wang, and C. Li, "Area-efficient architectural design of radix-4 pipeline fast Fourier transform processor," in Proc. Workshop Consum. Electron. Signal Process., Nov. 2004, pp. 1–4.



- [8] E. J. Kim and M. H. Sunwoo, "High speed eight-parallel mixed-radix FFT processorfor OFDM systems," in Proc. IEEE Int. Symp. Circuits Syst., May 2011, PP. 1684–1687.
- [9] EunJiKum, Jea Hack Lee, Myuang Hoon Sunwoo, "Novel Shared Multiplier Scheduling Scheme for Area-Efficient FFT/IFFT Processors" IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no.9, pp. 1689–1699, sep. 2015.
- [10] Harpreet Singh Dhillon, AbhijitMitra, "A Digital Multiplier Architecture using UrdhvaTiryakbhyam Sutra of Vedic Mathematics", IIT-G, pp-1-4,2010.
- [11] S.-J. Huang and S.-G. Chen, "A high-throughput radix-16 FFT processor with parallel and normal input/output ordering for IEEE 802.15.3c systems," IEEETrans. Circuits Syst. I, Reg. Papers, vol. 59, no. 8, pp. 1752–1765, Aug. 2012.
- [12] E. J. Kim and M. H. Sunwoo, "High speed eight-parallel mixed-radix FFT processor for OFDM systems," in Proc. IEEE Int.Symp. Circuits Syst., May 2011, PP. 1684–1687.
- [13] K.-J. Yang, S.-H. Tsai, and G. C. H. Chuang, "MDC FFT/IFFT processor with variable length for MIMO-OFDM systems," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 21, no. 4, pp. 720–731, Mar. 2013.
- [14] M. Ayinala, M. Brown, and K. K. Parhi, "Pipelined parallel FFT architectures via folding transformation," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.20, no. 6, pp. 1068–1081, Jun. 2012
- [15] M. Garrido, K. K. Parhi, and J. Grajal, "A pipelined FFT architecture for real-valued signals," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 12, pp.2634–2643, Dec. 2009.
- [16] M. Garrido, J. Grajal, M. A. Sánchez, and O. Gustafsson, "Pipelined radix-2k feedforward FFT architectures," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 21, no. 1, pp. 23–32, Jan. 2013.











45.98



IMPACT FACTOR: 7.129







# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24\*7 Support on Whatsapp)