



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 6 Issue: I Month of publication: January 2018 DOI: http://doi.org/10.22214/ijraset.2018.1219

www.ijraset.com

Call: 🛇 08813907089 🕴 E-mail ID: ijraset@gmail.com



Design of Digital FIR Filter using Modified MAC Unit

M.Sathya¹, S. Jacily Jemila², S.Chitra³

^{1, 2, 3}Assistant Professor, Department Of ECE, Prince Dr K Vasudevan College Of Engineering And Technology^{*1,2,3}

Abstract: Finite impulse response (FIR) filter is one of the important components in any DSP and communication systems. The output from the DSP processor is depends on the FIR filter, so need an efficient FIR filter design, to achieve an efficient output. Filter architecture contains many components; one of the main components is multiplier. Different types of multipliers are available in the digital circuits, but need an efficient multiplier design to get efficient filters. Wallace tree multiplier was designed and implemented using verilog HDL. This multiplier needs many gates to implement the design. So it takes more area and delay. To reduce the drawbacks, to propose a new efficient multiplier named as Birecoder multiplier. It is one of the best multiplier in the digital circuit design. This multiplier overcomes the existing multiplier drawbacks. Multiplier is designed by verilogHDL, after the design Wallace tree multiplier is compared with Birecoder, and analyzes the performance of the multiplier. Keywords: FIR Filter, DSP Processor, Verilog HDL, Wallace Tree Multiplier, Xilinx ISE, Bi-Recoder.

I. INTRODUCTION

One of the most extensively used functions executed in DSP is Finite Impulse Response (FIR) filtering. In several applications, in order to attain high spectral suppression and noise reduction, FIR filters are used. A lot of prior efforts for decreasing power consumption of FIR filter usually focus on the miniaturization of the filter coefficients whereas maintaining a fixed filter order. FIR filter structures are simplified to minimizing the number additions, subtractions and add & shift operations. Though, one of the problems encountered is that one time the filter architecture is determined, the coefficients cannot be altered; consequently, those are not appropriate to FIR filter with programmable coefficients.

A. Finite Impulse Response

Finite impulse response (FIR) filter is one of the important components in any DSP and communication systems. The output from the DSP processor is depends on the FIR filter, so need an efficient FIR filter design, to achieve an efficient output. Filter architecture contains many components; one of the main components is multiplier. Different types of multipliers are available in the digital circuits, but need an efficient multiplier design to get efficient filters

B. Very Large Scale Integration

Very Large Scale Integration (VLSI) is the process integrating thousands of transistors into a single chip. The major concerns of the VLSI design were area, performance and power. In the past, the designers were directed towards increasing the speed of the digital system; hence the present day technologies posses computing capabilities that make possible personal work stations, sophisticated computer graphics and multi-media capabilities such as real time speech recognition and real time video.

C. Digital Signal Processing

Digital signal processing (DSP) is the use of digital processing, such as by computers, to perform a wide variety of signal processing operations. The signals processed in this manner are a sequence of numbers that represent samples of a continuous variable in a domain such as time, space, or frequency. Digital signal processing and analog signal processing are subfields of signal processing. DSP applications include audio and speech signal processing, sonar, radar and other sensor array processing, spectral estimation, statistical signal processing, digital image processing, signal processing for telecommunications, control of systems ,biomedical engineering, sesmic data processing, among others.

D. XILINX ISE

The Integrated Software Environment (ISE) is the Xilinx design software suite that allows us to take our design from design entry through Xilinx device programming. The ISE Project Navigator manages and processes our design through the following steps in



International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor :6.887 Volume 6 Issue I, January 2018- Available at www.ijraset.com

the ISE design flow. The Xilinx ISE is a design environment for FPGA products from Xilinx, and is tightly- coupled to the architecture of chips. The Xilinx ISE is primarily used for circuit synthesis and design, while the modelism logic simulator is used for system level testing. The Xilinx ISE system is an integrated design environment that that consists of a set of programs to create (capture), simulate and implement digital designs in a FPGA or CPLD target device.

II. WALLACE TREE MULTIPLIER

The block diagram of Wallace tree multiplier is shown below in the figure 1.




Fig. 1 Wallace Tree Multiplier




Fig. 2 Example of Wallace tree reduction

- A. The Wallace tree has three steps:
- 1) Multiply (that is AND) each bit of one of the arguments, by each bit of the other, yielding results.
- 2) Depending on position of the multiplied bits, the wires carry different weights.
- *3)* Group the wires in two numbers, and add them with a conventional adder.

Wallace multiplier uses full adders and half adders to reduce the partial product tree to two rows, and then a final adder is used to add these two rows of partial products. The final adder that is used in the Wallace tree multiplier is Carry select adder the diagram of reduction of wallace tree is show below in the figure 2.

III. MAC BI-RECODER MULTIPLIER

In this paper, uses the Multiply and Accumulate (MAC) bi-recoder multiplier and the final stage of the addition is done by Square Root Carry Select adder (SRCSA). In order to overcome the disadvantages, such that the Area(LUT and Slice) ,delay Finite Impulse Response (FIR) filter is used to filter the noise/unwanted signals at finite impulse durations.




Fig. 3 Bi-Recoder Multiplier



International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor :6.887

Volume 6 Issue I, January 2018- Available at www.ijraset.com

B. Bi-Recoder Based Fir Filter

Finite Impulse Response (FIR) filter is considered for improving the performance of digital filtering process in wireless communication technology. Large endeavours have been worked on direct form digital FIR filter to improve the performance in terms of high speed and throughput. The relationship of input- output of Linear Time Invariant (LTI) System is represented as in equation,

$$yout(n) = \sum Coeff p Xin (n - 1)$$

Where, xin(n) represents the input samples of FIR filter, yout(n) represents the output samples of FIR filter, N is the order of the filter or length of the filter, Coeff denotes the coefficient of filter

Impulse response of FIR filter must be finite and therefore, Periodical multiplication and accumulation structures are used to maintain the impulse response of FIR filter as finite.

C. Square Root Carry Select Adder(Srcsa)

In figure 4.SRCSA is one of the best VLSI based adders, because it utilizes less hardware complexity and high speed. The combination of Ripple Carry Adder (RCA) and Binary to Excess1 Conversion (BEC) unit is to reduce the propagation delay of addition process. In SRCSA, N-bit data can be divided into \sqrt{N} groups for performing parallel addition process. Reduced complexity Wallace multiplier is developed for the design of digital FIR filter..





Fig.4 Square root carry select adder

RCA circuits of SRCSA reduce the performance in terms of speed. Hence, one set of RCA circuits is replaced by BEC circuits (have same functionality with less number of gates) to increase the speed of the adder significantly. The circuit diagram of 16-bit BEC based SRCSA circuit is illustrated in the figure 5. Every group structures have RCA, BEC and Multiplexer circuits.



IV. RESULTS

Wallace Tree Multiplier: Α.

The simulation output of the Wallace tree multiplier is shown in the figure 8. and this shows the overall performance of the Wallace tree multiplier.




International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor :6.887

Volume 6 Issue I, January 2018- Available at www.ijraset.com

Messages									
🗗 🥠 /top/product1	0000000101010000	000000000000000000			000000000000000000000000000000000000000	1,100			000000001
 /top/ck: /top/st 	5t1 5t1								
	00000111	00000110				000001	11	_	
	00110000	00001010				001100	00		
D-* /top/sum	000000101010000	0000000000111100			111111	000000	101010000	_	
3 /top/carry	00000000000000	000000000000000			output	0000000	00000000		
🛨 🔶 /top/result	0000000101010000	000000000000000000000000000000000000000		000000000	01111000			00000001010	100000
	0000000101010000	00000000000000000		000000000	0111100			00000001010	10000
PI De Inden	lns	ins	0.2 ns		the second second	0.6 ns		0.8 ns	
Cursor 1	0.00 ns	0.00 ns							
	4	2							



Device Utilization Summary					
Logic Utilization	Used	Available	Utilization	Note(s)	
Number of Slice Flip Flops	45	3,840	1%		
Number of 4 input LUTs	144	3,840	3%		
Logic Distribution					
Number of occupied Slices	94	1,920	4%		
Number of Slices containing only related logic	94	94	100%		
Number of Slices containing unrelated logic	0	94	0%		
Total Number of 4 input LUTs	144	3,840	3%		
Number of bonded <u>IOBs</u>	34	141	24%		
Number of BUFGMUXs	1	8	12%		

Table.1 Area of Wallace tree multiplier

Name	Power (W)	Used	Total Available	Utilization (%)
Clocks	0.288	1		
Logic	0.000	144	3840	3.8
Signals	0.027	191		
IOs -	0.130	34	141	24.1
Total Quiescent Power	0.116			
Total Dynamic Power	0.778			
Total Power	0.894			

Table .2 Power consumption of Wallace tree multiplier

B. Bi-recoder Multiplier

Messages									
 /tb_top/ck /tb_top/rst 	St1 St1								
🕣 🧇 /ŵ_top/a	00000111	00010101	output	200001010			00000111		
top/b	00111100	01010111		200111100					_
🗗 🔶 /tb_top/final	0000000110100100	000000000000000000	(20000011100100011)	1	000000 100 101 1	000		00000001101	00100
0-4 /b_top/w1	0000000000	0000111111		00000000000					
D-1/10_top/w2	0000010101	0000010101		0000011110			1010100000		
D-4 /tb_top/w3	0000010101	0000010101		0000011110			0000010101		
D-4 /tb_top/iv4	0000000000	0000010101		0000000000					
D-1/tb_top/tr	0000000110100100	0000010011010011		00000001010	1000		00000001101	D0100	
D-4 /tb_top/y	000000000000000000	0000001001010000		200000001000	00000		000000000000	00000	
D- 🍫 /tb_top/prod	90000000110100100	0000000000000000000000	00000011100100011	1	000000010010	1000		000000000110	100100
Now	1.1 ns	Ins	0.2ns 0.	4 ns	0.6n	5	0.8	ns	
Cursor 1	0.00 ns	0.00 ns				672			
4		V						1	
wave	a Bui								

Fig.7 Simulation output of Bi-recoder multiplier



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor :6.887 Volume 6 Issue I, January 2018- Available at www.ijraset.com

	Device Utilization Summary			E
Logic Utilization	Used	Available	Utilization	Note(s)
Number of 4 input LUTs	130	3,840	3%	
Logic Distribution				
Number of occupied Slices	72	1,920	3%	
Number of Slices containing only related logic	72	72	100%	
Number of Slices containing unrelated logic	0	72	0%	
Total Number of 4 input LUTs	130	3,840	3%	
Number of bonded IOBs	34	141	24%	
IOB Flip Flops	16	-		-
Number of BUFGMUXs	1	8	12%	

Table .3 Area of Bi-recoder multiplier

Name	Power (W)	Used	Total Available	Utilization (%)
Clocks	0.084	1		
Logic	0.001	130	3840	3.4
Signals	0.004	128		
IOs	0.494	34	141	24.1
Total Quiescent Powe	0.043			
Total Dynamic Power	0.702			
Total Power	0.746			

Table.4 Power consumption of Bi-recoder multiplier

C. Comparison Between The wallace Tree And Birecoder Multiplier




Fig. 8 Comparison between the Wallace tree and birecoder multiplier

V. CONCLUSION

This paper presents a Bi-Recoder multiplier with help of multiplexer. This reduces N rows of partial products into N/2 rows of partial products with slight increase in bit-lengths. Due to lesser number of partial products, the number of adders used to make partial product addition is also less. It reduces slices by 6% and LUT by 7% compared to Wallace tree multiplier. Power consumption of Bi-Recoder multiplier reduces up to 60% than Wallace tree multiplier.

REFERENCES

- Ahmed F. Shalash and Keshab K. Parthi, (2000) 'Power Efficient Folding of Pipelined LMS Adaptive Filters with Applications' Journal of VLSI Signal Processing, pp. 199–213.
- [2] Hung Tien Bui, Yuke Wang, and Yingtao Jiang(2001), 'Design and Analysis of Low-Power 10-Transistor Full Adders Using Novel XOR–XNOR Gates'IEEE Trans on Circuits and Systems—II: Analog and Digital Signal Processing, Vol. 49, No. 1.
- [3] Jin-Gyun Chung and Keshab, K. Parhi (2002) 'Frequency Spectrum Based Low-Area Low-Power Parallel FIR Filter Design' EURASIP Journal on Applied Signal Processing, vol. 31, pp. 944–953.
- [4] Ovramenko,S. and Wyrzykowski,R.(1992), 'Flexible systolic architecture for VLSI FIR filters' Proc. Inst. Elect. Eng.—Compute. Digit. Techniques, Vol. 139, No. 2, pp. 170–172.
- [5] Anup Hosangadi, Ryan Kastner, and Shahnam Mirzaei, (2006), 'FPGA Implementation of High Speed FIR Filters Using Add and Shift Method', IEEE.
- [6] Gensuke Goto(1995), 'High Speed Digital Parallel Multiplier' UnitedStates Patent-5,465,226.











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24*7 Support on Whatsapp)