



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 2 Issue: XII Month of publication: December 2014
DOI:

www.ijraset.com

Call: 🛇 08813907089 🕴 E-mail ID: ijraset@gmail.com

International Journal for Research in Applied Science & Engineering Technology (IJRASET) Design and Simulation of I2C Protocol

Tripti Singh¹

M.Tech in VLSI and Microelectronics, Shobhit University, Meerut

Abstract — Inter-Integrated circuit (I2C), is a bus protocol was proposed by Phillips semiconductor to enable faster device to communicate with slower devices without any data loss. The components of the I2C bus controller is consist of only a bidirectional two wire and standard protocol which communicates between two integrated circuit or device. First one is serial data (SDA) line and second is serial clock (SCL) line. I2C protocol provides easy communication without data loss. It also gives excellent speed compared to other protocol. In this paper, the design method is developed in Verilog hardware description language (HDL), simulated on MODELSIM 6.4a. The object of this paper is the design and simulation of an I2C (Inter-Integrated Circuit) serial interface. Keywords—I2C, SDA, SCL, SIMULATION.

I. INTRODUCTION

Philips originally developed I²C for communication between devices inside of a TV set. Examples of simple I²C-compatible devices found in embedded systems include EEPROMs, thermal sensors, and real-time clocks. I²C is also used as a control interface to signal processing devices that have separate, application-specific data interfaces. For instance, it's commonly used in multimedia applications, where typical devices include RF tuners, video decoders and encoders, and audio processors. In all, Philips and other manufacturers offer hundreds of I²C-compatible devices. I²C provides good support for communication with various slow, on-board peripheral devices that are accessed intermittently, while being extremely modest in its hardware resource needs. It is a simple, low-bandwidth, short-distance protocol. Most available I²C devices together since it has a built-in addressing scheme.

II. I2C BUS PROTOCOL

The interconnect integrated circuit bus commonly known as the I2C bus which is a bi-directional , two wire and serial communication standard protocol. It is designed primarily for simple but efficient Integrated circuit (IC) control. The system is comprised of two bus lines SCL (serial clock) and SDA (serial data) that carry information between the ICs connected to them. Various communication configuration may be designed using this bus , however, this application discuss only the Master-slave system implementation. I2C is a synchronous protocol that allows a master device to initiate communication with a slave device. Data is exchanged between these devices. I2C is a Bi-directional protocol. Data can flow in any direction on the I2C bus, but when it flows is controlled by the master device.



Fig. 1 I2C bus configuration using Master and Slave

III. I2C COMMUNICATION PROCEDURE

The IC that initiates communication is called Master and the one that is addressed is called slave. Once an IC that wants to communicate with another IC.

- A. Check whether there is any bus activity is occurring or not. If both SDA and SCL line are high then bus is free. If the bus is available master generates START condition.
- *B.* SCL provides clock signal to all the ICs connected through the bus as reference clock signal. The data on the data wire (SDA) must be valid at the time the clock wire (SCL) switches from 'low' to 'high' voltage.

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

- C. Address of each device is put on serial form on the SDA line.
- D. One bit signal is put on the SDA line to know whether data is to be transmitted or received from the slave.
- E. One bit represents acknowledgement bit to inform the master that slave is ready to receive or transmit data.
- F. After the acknowledgement bit is received by the master it puts data serially on the SDA line.
- *G.* The first IC sends or receives as many 8- bit words of data as it wants. After every 8- bit data word the sending IC expects the receiving IC to acknowledge that the data is received.
- H. When all data is received STOP condition is generated and the bus is free again.

The various control signals in I2C bus protocol are defined as follows:

- 1) START high-to-low transition of the SDA line while SCL line is high.
- 2) STOP low-to-high transition of the SDA line while SCL line is high.
- 3) ACK receiver pulls SDA low while transmitter allows it to float high.
- 4) DATA transition takes place while SCL is slow, valid while SCL is high.



Fig. 2 a) 7-bit complete data transfer b) 7-bit address packet format

IV. SIMULATION AND RESULT

The functional description of I2C master has to be described in the Verilog HDL. That is called design module . The test bench program has to be developed to test the design module. The test bench gives the input to the design module & verifies the outputs. The test bench has to be written in such way to check the design module in all possible conditions. Verilog simulator tool is used to verify the design functioning(Simulation). Normally, a standard communication protocol consists of four parts:

- A. START signal generation
- B. Address transfer
- C. Data transfer
- D. STOP signal generation





International Journal for Research in Applied Science & Engineering Technology (IJRASET)

	ю с	ale view Add Format Foois wind	4000														
	- 1	🗃 🖬 🍩 🚭 👗 🖻 🛍 🕮 👘	#4 🗄 🖧			1 🖛 🕬	- i Eff [100 ns	🔹 🗉 E	î ef 😿	ነ ይን ይን	ው 🔊 י	20 🔊 🕫	5	🏙 🚜 🖻	⊈ ¥	上飞→
	R	🔁 🔍 🕄 🖥 🗛 🛛 🎆 🗍 🔍 🔍 🔍	🔍 🛛 🔲 🔳 🤉		J.	J.											
		Messages															
		/Master_SDAin_SDAout_TB/dk1	0		i i i i			i ini r			i i i i						i i i i
	- 🥧	/Master_SDAin_SDAout_TB/rst1															
	- 🍝	/Master SDAin SDAout TB/sdain TB															
	- 🍝	/Master SDAin SDAout TB/sclin TB			i												
1	-	/Master SDAin SDAout TB/trnsmtr out1		00000	00												
R	- 🍝	/Master SDAin SDAout TB/i		0	1			2			13			4			15
	- 🍝	/Master_SDAin_SDAout_TB/p1/clk															
	- 🍝	/Master_SDAin_SDAout_TB/p1/clk_1	0								P -			P -			-
	- 🍝	Master SDAin SDAout TB/o1/rst			1												
		Master SDAin SDAout TB/p1/sdain	St0														
_	<u> </u>	Master SDAin SDAout TB/p1/sclin	St1		i and the second se												
10		Master SDAin SDAout TB/o1/data	~~~~~		, 						1						
P	- 1	Master SDAin SDAout TB/o1/addrs	*****														
	- 🗶	Master SDAin SDAout TB/p1/sdaout	0														
	_ <u>X</u>	Master SDAin SDAout TB/p1/sdaout	0														
		Master_SDAin_SDAout_TB/p1/scout_m	510														
	- X	Master_SDAin_SDAout_TB/p1/tramtr_out	0000000	00000													
P		Master SDAin SDAout TB/p1/Packet t	100000000	10000	0000												
- 5		Master_SDAin_SDAout_TB/p1/Packet_r	0000000000	10000	00000	0		01000000	10					0 10 10000			
÷,		Master_SDAin_SDAout_TB/p1/racket_1	0000000000	100	000000000			01000000	<i>1</i> 0					1010100000			
	- /	Master SDAin SDAout TB/p1/N	0			aimt (Ma	aton SDI	in SDA	TP (n1	(Deckot	m 8 660	200					
	- /	Master SDAin SDAout TB/p1/CD	0	4 10	Y. Y.	0000000	1000	SDAO	uc_ib/pi	/ Facket_	_r @ 660	113	Ya Yo	Ya Ya	12	Ya Yo	Y
	- /	Master_SDAin_SDAout_TB/p1/cb	1			000000		12			12		10	KE 10		X- 10	10 10
÷		Master_SDAin_SDAout_TB/p1/n_r	•		É			Ę									
	+	Master_SDAin_SDAout_TD/p1/I_F	0	-				·			19			æ			14
		Master_SDAin_SDAout_TD/p1/sig															

Fig 3 b) Address transfers



Fig 3 c) Data transfers

	wave - default
File Edit View Add Format Tools Window	
🗋 • 🚅 🖬 🋸 🎒 🐰 🖻 🛍 🖄 🖳 🖊 📰 🖏	🛊 ← → 卧 100 m 🕁 国 路 踢 隧 (여 여 여 😭 🔤 🕲 🗞 🖉 🗮 🖉 🕷 🛃 🗄 군 포 포 포 표 🗏 👘 🥵 🥰 🥤
▼ □ □ ■ → 3 Q Q Q Q 	
Messages	
/Master_SDAin_SDAout_TB/rst1 0	
/Master_SDAin_SDAout_TB/r_w1	
/Master_SDAin_SDAout_TB/sdain_TB x	
/Master_SDAin_SDAout_TB/sdin_TB x	
Master_SDAin_SDAout_TB/data1 10101010	10 10 10 10
	01010
/Master_SDAin_SDAout_TB/sdaout_TB St0	
/Master_SDAin_SDAout_TB/sclout_TB St1	د جمع العلي الحجر بحد الترك الحجر الحد العلي الحجر العلي الجمع عدم الترك بحد عدم العلي الحجر الترك الع
/Master_SDAin_SDAout_TB/cntrl_m_TB St0	
Master_SDAin_SDAout_TB/trnsmtr_out1 00000000	
/Master_SDAin_SDAout_TB/p1/dk St0	
/Master_SDAin_SDAout_TB/p1/rst St0	وراقصة بلابها المتلد للمته بتلبية المتلة بتلبية المتله للمتلة بتتبعا بمتله المتلة بتتبعا المتلة بتتبعا وبالأ
/Master_SDAin_SDAout_TB/p1/clk_1 0	
/Master_SDAin_SDAout_TB/p1/r_w St0	
/Master_SDAin_SDAout_TB/p1/sdain St1	
/Master_SDAin_SDAout_TB/p1/sclin StX	
Master_SDAin_SDAout_TB/p1/data 10101010	10 10 10 10
Master_SDAin_SDAout_TB/p1/addrs 0101010	0101010
/Master_SDAin_SDAout_TB/p1/sdaout	
/Master_SDAin_SDAout_TB/p1/sclout 1	والمحاد المحاد والمحاد المحاد المحاد والمحاد المحاد المحاد والمحاد المحاد والمحاد والمحاد المحاد والمحاد المحاد والمحاد
/Master_SDAin_SDAout_TB/p1/cntrl_m St0	
Master_SDAin_SDAout_TB/p1/trnsmtr_out 00000000	
Master_SDAin_SDAout_TB/p1/Packet_t 0101010100	0101010100
💌 👍 Master SDAie SDAeut TR/s1/Dadiet r 1000000000	

Fig 3 d) Stop condition

The I2C is implemented using the Verilog with full duplex mode which allows the communication between the master and the salve through the handshaking protocol. This mechanism works on the SCL line only.

International Journal for Research in Applied Science & Engineering

Technology (IJRASET) v. conclusions

V. CONCLUSIONS

This paper presents the design and simulation of I2C protocol. The Software simulator is typically used to run Verilog HDLbased designs. The Software simulator sprint on a generic computer. I load the Verilog HDL code and simulate the behavior. Software simulation work done on Modelsim. Coding or design work is done in Verilog HDL language.

VI. ACKNOWLEDGMENT

I would like to thank my mentor Prof. R.P AGGRWAL for his constant support, encouragement, and guidance throughout this project. I would also like to thank the faculty members of department of Electronics & Communication, Shobhit University, Meerut, India for continuous support and encouragement.

REFERENCES

- [1] Implementation of the communication protocols SPI and I2C using a FPGA by the HDL-Verilog languagDesign of I2C Interface for Custom ASICS Used in the Detection of Ionizing Radiation
- [2] http://www.microchip.co.
- [3] The I2C -Bus specifications version 2.1 January 2000 http://www.semiconductors.philips.com/buses/i2c .
- [4] UM10204 I2C -bus specification and user manual Rev. 03 19 June 2007
- [5] A Verilog HDL Primer, by J. Bhaskar, second Edition, BSP. [8] www.latticesemi.com, I 2C Master Controller reference design,
- [6] I2C bus Inter Integrated Circuits bus by Philips Semiconductors
- [7] http://en.wikipedia.org/wiki/I%C2%B2C
- [8] <u>http://www.robot-electronics.co.uk/acatalog/I2C_Tutorial.html</u>
- [9] http://www.i2c-bus.org/
- [10] IEEE Computer Society. IEEE Standard Verilog® Hardware Description Language, IEEE Std 1364-2001, The Institute of Electrical and Electronics Engineers, Inc,28 September 2001











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24*7 Support on Whatsapp)