



iJRASET

International Journal For Research in
Applied Science and Engineering Technology



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 6 Issue: V Month of publication: May 2018

DOI: <http://doi.org/10.22214/ijraset.2018.5367>

www.ijraset.com

Call:  08813907089

E-mail ID: ijraset@gmail.com

Implementing Communication Bridge between I2C and AHB

Busireddypally Jayaramudu¹, Mekala Girish Kumar²

¹M Tech Student, ECE Department, Vidya Jyothi Institute of Technology (VJIT)

²ECE Departments, Vidya Jyothi Institute of Technology (VJIT)

Abstract: The group of function blocks in a design unit is called as module. Fundamentally, these modules are should synchronize with each and different squares to share the information in a plan unit. The modules are following a distinctive convention which is having diverse piece rate and baud rate of information exchange. In this paper, entomb incorporated circuits (I2C) and progressed microcontroller design transport (AMBA) conventions are considered. In AMBA convention, two unique kinds of sub conventions are accessible viz. propelled fringe transport (APB) and propelled superior transport (AHB) convention. The information in the plan unit is exchanged through I2C convention to AHB convention utilizing slave. It is watched that the territory of APB and AHB are 2% separately. Further, it is seen that the rate change in deferral of AHB is 4.937ns when contrasted with APB convention.

Keywords: Sad, Scl, Pselx, Penble, Xilinx ISE

I. INTRODUCTION

Inter integrated circuit (I2C) bus transport is a two determination lines framework convention viz. serial information (SDA) and serial clock (SCL) signals. I2C transport has produced for passing the data from one module to different modules on one common communication network. I2C can be utilized for multi purposes to address by novel programmable address. I2C is communicating with different gadgets in a module by testing the SDA above Nyquist rate On the opposite side AHB giving interfaces to top of the line devices and here in the correspondence between these devices as full duplex parallel correspondence. AHB is a large data transfer capacity and rapid protocol. AHB is a less mind-boggling convention and good with any plan stream. In [1], I2C convention has been discussed effortlessly with gadgets with no loss of information. Further, it gives rapid information transfer. In [2], the information has been spared in registers with the assistance of I2C convention. In [3] I2C convention gave on less demanding medium to correspondence between the gadgets as it utilizes just two lines (SCL and SDA) for correspondence between the ace and slave. In [4], the creators' exhibited that the address and the chip select flag select the I2C gadgets. In this outline both chip select and address of the gadget are default to 1 as configuration is for a particular slave only. In [5] the creator shows how I2C ace controls transmits and gets information to and from the slave with appropriate synchronization. Be that as it may, I2C serial convention to AHB parallel convention for fast information change isn't yet revealed in the writing. In this paper, the information transfer from I2C master to I2C slave, AHB master to AHB slave by utilizing correspondence connect. Further, the territory and postponement for I2C to APB convention and I2c to AHB convention has been accounted for.

II. I2C PROTOCOL

Each I2C transport comprises of two signs: SCL and SDA. SCL is the clock flag, and SDA is the information flag. The clock flag is constantly produced by the present transport master; some slave devices may compel the time low now and again to defer the master sending more information (or to require more opportunity to plan information before the master endeavors to check it out). This is called "clock extending" and is depicted on the convention page. I2C tradition anticipated that would allow different slave fused circuit communicate with no less than one specialists on circuits. All data trade with two conditions. They are starting and stop bit condition. The condition begins with acknowledgment of start condition and is finished by encountering stop condition. At the point when start condition develops transport is believed to be involved and it will re-essential in a comparable state till all sales for the bus have been permitted. For the read/make assignment, first the slave's address is sent trailed by the looking at data, as showed up in figure 1. The recognize happens after each byte. The recognize bit enables the beneficiary to flag the transmitter. That the byte was effectively gotten another byte might be sent. The master produces all tickers beats including recognize ninth clock beat. The clock characterized as takes after the transmitter discharge than SDA line amid the recognize clock beat. So, the collector can pull the SDA line low and it stays stable low amid the high time of this clock beat.




Fig.1: I2C Data Transfer Protocol

III. APB PROTOCOL

Fig. 2 Explains the edge cycle as-IDLE: The default state. SETUP: When exchange is required the bus moves into the SETUP state, where the select flag, PSELx, is asserted. The exchange remains here for one clock cycle and moves to the ENABLE state on the rising edge of the clock. Address: The enable signal, PENABLE, is asserted. The address, make and select signals need to remain stable in the midst of the advance from the SETUP to ENABLE state. If no further trades are required the device returns to the IDLE state. Obviously, if another move's to be made then the exchange will move to SETUP. Address, make and select signals would glitch be able to in the midst of advance. In [6] this paper isolates the reusability of I2C utilizing UVM and showed how the certification condition is manufactured and test cases are executed for this convention.




Fig.2: State Diagram for write operation

IV. DESIGNED ARCHITECTURE

The illustrating square configuration of the finished correspondence assistants among I2C and APB is appeared in Fig. 3. The Structure contains two basic pieces, i.e. I2C Slave and APB Master. I2C Slave takes the information from I2C Master in isolated course of action and offers it to APB Master. This APB Master likewise passes on this information to APB Slave in APB Protocol. In this manner a correspondence between I2C Master and APB Slave is finished.

A. Write Operation

- 1) Whenever I2C Master needs to visit with APB Slave it would be done by frameworks for I2C Slave.
- 2) I2C Slave will affirm Data Valid and Address Valid signs.
- 3) Seeing these banners high, masterminded APB Master considers the memory for its responsiveness and begins APB shape state machine.
- 4) I2C sends four bits of 8-bit information serially to be shaped on APB Memory at four unfaltering spaces.
- 5) After trade of every byte APB Master keeps a mind tally whether each and every one of the four memory territories are vivified sensibly.
- 6) As soon as the information at APB Master is restored it traded the same 32-bit information to APB Slave.

B. Read Operation

Here again when I2C need to investigate information from the APB slave, Correspondence will occur through APB master to I2C slave to I2C master APB Slave will send a banner to APB Master empowering that the information is available to be examined. APB Slave by then transmits the data to APB Master where it is secured in the internal memory to be brought by I2C Slave at time explanation behind time




Fig.3: Communication Bridge.

C. AHB APB Interface

Focus AHB to APB is an AHB slave and AMBA APB Master that gives an interface (associate) between the fast AHB space and the low-control APB territory. The Core AHB to APB interfaces with Core AHB/Core AHB Lite through the AHB interface, or Core APB through the APB interface.

D. Key Features

- 1) Bridges between Advanced Microcontroller Bus Architecture (AMBA) Advanced High-Performance Bus (AHB) and Advanced Peripheral Bus (APB).
- 2) Automatic relationship with Core AHB/Core AHB Lite and Core APB in Smart Design.
- 3) AMBA APB agreeable.

E. Maintained Interfaces

Center AHB to APB supports an AHB or AHB-Lite slave interface related with an AHB or AHB-Lite reflected slave interface (for example, Core AHB or Core AHB Lite) and likewise an AMBA APB pro interface that interfaces with an AMBA APB reflected pro interface (for example, Core APB)

F. Block Diagram




Fig.4: AHB and APB Bridge

G. Description

The I2C-APB Bridge is used make a translation of AHB signs to APB signals. The I2C-APB Bridge is moreover used to isolate the tip top AHB (system transport) from the slower APB (Peripheral Bus). The I2C-APB Bridge is an AHB slave part which recognizes trades concentrating on an APB periphery, unravels the address, and gives an APB, periphery transport, trade to the concentrated-on periphery or memory. The I2C-APB Bridge can decipher up to sixteen APB peripherals. On create trades, the I2C-APB Bridge gives the form control (PWRITE), select (PSELx), and address (PADDR) and data (PWDATA) to the concentrated-on periphery or memory. On read trades, the I2C-APB Bridge multiplexes the concentrated-on periphery's data (PRDATA_device) to the AHB HRDATA with the most ideal arranging. The I2C-APB Bridge furthermore reestablishes the HREADYOUT movement back to the AHB pro to show that the IPC-APB Bridge has completed the APB trade and the data is readied.

H. Interfacing APB to AHB

Interfacing the AMBA APB to the AHB is depicted in




Fig.5: Interface APB to AHB

The exchange starts on the AHB at time T1 and the address is investigated by the APB interface at T2. In case the trade is for the periphery exchange then this address is conveyed and the best possible periphery select flag is created. This first cycle on the periphery exchange is known as the SETUP cycle, this is trailed by the ENABLE cycle, when the PENABLE banner is certified. In the midst of the ENABLE cycle the periphery must give the read data. Routinely it will be possible to course this read data particularly back to the AHB, where the transport ace exchange can test it on the rising edge of the time toward the complete of the ENABLE cycle, which is at time T4. In high clock repeat systems, it may wind up essential for the expansion to select the read data toward the complete of the ENABLE cycle and thereafter for the framework to drive this back to the AHB transport expert in the going with cycle. Regardless of the way that this will require an extra sit tight state for periphery exchanges read trades, it allows the AHB to continue running at a higher clock repeat, accordingly achieving a general change in system execution. A burst of read moves is showed up in Figure 5-10. All read trades require a singular hold up state.

I. Write Transfer




Fig.6: Write Transfer

The transfers begin on the AHB at time T1 and the address is examined by the APB interface at T2. If the trade is for the periphery exchange then this address is imparted and the correct periphery select flag is delivered. This first cycle on the periphery exchange is known as the SETUP cycle, this is trailed by the ENABLE cycle, when the PENABLE banner is insisted.

In the midst of the ENABLE cycle the periphery must give the read data. Consistently it will be possible to course this read data particularly back to the AHB, where the exchange Master can test it on the rising edge of the time toward the complete of the ENABLE cycle, which is at time T4. In high clock repeat systems, it may wind up imperative for the expansion to enlist the read data toward the complete of the ENABLE cycle and thereafter for the framework to drive this back to the AHB move transport ace in the going with cycle. In spite of the way that this will require an extra sit tight state for periphery exchange read trades, it allows the AHB to continue running at a higher clock repeat, consequently realizing a general change in structure execution. A burst of read moves is showed up in Figure 5-10. All read trades require a singular hold up state.

V. FUTURE WORK

As proposed personality has been taken to organize data trade speed of both the vehicles transports for better consistence. We intend to layout a model with added supports at the interface to get essentially higher speed of data trade Latency and credibility of losing data can be diminished by Expanding the help length at the interface of made APB master. Keeping the working frequencies of influenced APB to master extraordinary with I2C. Exchange ways to deal with oversee perform Reading Operations.

A. Time Based

PB assesses in a particular time break which is delineated by customer. APB investigates the data at the address of interfaced module and updates all select in its inside memory. Influencing I2C to begin read undertaking in APB.

VI. RESULT

A. I2c_Apb




Fig.7: I2C _ APB

B. I2C_Ahb




Fig.8: I2C_AHB

Table I Synthesis Report

PARAMETERS	I2C-APB	I2C-AHB
Delay	6.402ns	4.937ns
Area	24%	2%
Power	0.159w	0.158w

VII. CONCLUSION

The realized correspondence associates between the I2C and AHB tradition. This tradition plot and completed in Xilinx ISE 14.7, Spartan 3E, Using Verilog HDL. I2C Bus tradition was viably made by the measures given by NXP Semiconductors. The tradition correspondences demonstrate was set up between I2C tradition and APB tradition and in my errand Communication could be completed to I2C and AHB traditions. The data trade spills out of I2C pro to I2c slave and AHB pro to AHB slave. It will be showed up in building diagram. I am ingested the reenactment occurs are checked and data trade from the I2c expert to AHB slave. It will be unmistakably devoured and seen in gave reenactment comes to fruition. As proposed it will take mind have been taken to arrange data trade speed of both the vehicles for better consistence. We have to plan to configuration appear with added bolsters at the interface to get significantly higher speed of data trade. Here what I am seen by actualizing the correspondence connect between the I2C and AHB convention This paper exhibits and we will get less defer time and decreased zone what's more, diverged from data transmission among I2C and APB parallel traditions due to the High execution and less circuit multifaceted nature in parallel Advance High Performance(AHB) transport tradition.

REFERENCES

- [1] "Design and Implementation of I2c ace controller on FPGA utilizing VHDL" Prof. Jai Karan Singh Prof. Mukesh Tiwari Vishal Sharma Vol 4 No 4 Aug-Sep 2012
- [2] A Review Paper on I2C Communication Protocol" Vivek Kumar Pandey, Pankaj Goel, Vimal Kumar ISSN: 2454-132X, Impact factor: 4.295 (Volume 4, Issue 2)
- [3] "Implementation of i2c correspondence convention in exoskeleton adversary tele-activity of modern robot" Bhavraj suthar, Zubinpriyansh, Sachinkansa, MohdZubair, Siddhartha jaitly, JICMSD May 29-June 2, 2016, Monterial, Canada
- [4] "An Implementation of I2C Slave Interface utilizing Verilog HDL" Deepa Kaith1, Dr. Janankumar B. Patel2, Mr. Neeraj Gupta3| Vol. 5 | Iss.3| Mar. 2015 | 55|
- [5] "Design of I2C Master with Multiple Slave " Hardik Kaneriya, Santosh Jagtap ISSN: 2321-8169 Volume: 3 Issue: 5 2890 – 2893
- [6] "International Journal of building sciences and research innovation Design of I2C-APB Protocol's". Devakrupa*, Drakshayani Desai ISSN: 2277-9655 [Devakrupa* et al., 5(11): November 2016] Impact Factor: 4.116
- [7] "Enhanced Universal Serial Communication Interface (eUSCI) – I2C Mode", SLAU425B– August 2012– Revised February 2013, Texas Instruments Incorporated.
- [8] M. Alassir, J. Denoulet, O. Romain and P. Garda "A SystemC AMS Model of an I2C Bus Controller", IEEE.
- [9] J. J Patel, B.H. Soni, "Outline and Implementation of I2C Bus Controller Using Verilog" ISSN: 0975 – 6779| NOV 12 TO OCT 13 | VOLUME – 02, ISSUE - 02
- [10] Philips Semiconductors: PCF 8584, "I2C transport controller datasheet", http://www.semiconductors.philips.com/trapezeartist/datasheets/PCF8584_4.pdf.

AUTHOR PROFILE

BUSIREDDYPALLY JAYARAMUDU, M TECH STUDENT IN DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING, VIDYA JYOTHI INSTITUTE OF TECHNOLOGY, AUTONOMOUS (AFFILIATED TO JNTUH), AZIZ NAGAR GATE, C.B. POST, HYDERABAD-500075, TELANGANA, AND EMAIL:

jayaram9989@gmail.com

AUTHOR PROFILE

MEKALA GIRISH KUMAR, Department of Electronics and Communication Engineering, Vidya Jyothi Institute of Technology, Autonomous (Affiliated to JNTUH), Aziz Nagar Gate, C.B. Post, Hyderabad-500075, Telangana, and Email: girishkumarece@vjit.ac.in



10.22214/IJRASET



45.98



IMPACT FACTOR:
7.129



IMPACT FACTOR:
7.429



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24*7 Support on Whatsapp)