



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 6 Issue: XI Month of publication: November 2018
DOI:

www.ijraset.com

Call: 🛇 08813907089 🕴 E-mail ID: ijraset@gmail.com



Designing of Parallel to Serial Converter and Flash ADC using Reversible Gate

A Jonitha¹, Prof. Dr R V S Satyanarayana²


¹Reg. 1116418, Final year M.Tech (communication Systems), Sri Venkateshwara University College of Engineering, Tirupati-517502


²ECE Department, Sri Venkateshwara University College of Engineering, Tirupati- 517502

Abstract: The Reversible Logic maps unique input to the output and ensure one to one mapping. This logic is used in emerging applications like low-power design, quantum computation, optical computing, bioinformatics and nanotechnologies. In communication between devices, the design of Parallel to Serial Converter plays an essential role as data bits in encoded form are transmitted serially rather than in parallel. This work understands and nurtures the necessity of reversible logic for future revolutionary computing and communication technologies. Among the reversible gates designed, Fredkin Gate is considered to be the universal gate which has a quantum cost of 5 and garbage outputs of 6. This work aims at reducing the quantum cost by using DRG4 Gates whose quantum cost is 4 and garbage outputs are 2. Using this reversible logic, the parallel to serial converter is designed to operate at 50MHz. The designs are coded in VHDL using structural modeling. These are synthesized and simulated in Xilinx ISE Design Suite 14.5. The results are compared for various parameters and the proposed design is found to be a better choice of implementing the parallel to serial converter practically due to less quantum cost, area, power dissipation, garbage outputs, etc.

I. INTRODUCTION

The ever growing demand of high end computing applications has posed the challenge of continuous technology up gradation. The up gradation in technology has enabled the complex applications like Cloud computing, Real-time transitions on huge databases, Biotechnological computations a reality. Technological advancements in terms of higher operational frequency and miniaturization of chip in recent years have generated sufficient computing power to enable this growth. As predicted by Gordon Moore in 1960, popularly known as Moore's law, the transistor count in a chip will be double every one and half year on the average. Transistor growth is shown by Gordon Moore in figure 1.1. ITRS (International Technology Roadmap for Semiconductors) has also drawn a road-map of required feature size in future at atomic level in 2050. Shrinking in feature size resulted in a number of implementation and operational difficulties like heat dissipation, requirement of very thin laser beam, clock distribution etc.







International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 6 Issue XI, Nov 2018- Available at www.ijraset.com

Current technologies are finding it difficult to continue with the required level of growth. Alternative technologies are emerging to take place so that the growth momentum can be continued. Reversible computing is one of the computing system in which new generation computing system can be designed. Because of its basic nature of reversibility, it retains the old information and reduces dissipation of heat in its operation.

II. LITERATURE SURVEY

Reversible computing is emerging as a potential development platform to replace conventional logic. Here represents previous work on reversible logic.

A. Reversible Logic Gates

Right from the stored program architecture given by John Von Neumann in 1949, heat dissipation per computation of bit is being estimated. R. Landauer [1961] pointed out that the irreversible erasure of a bit of information consumes power and dissipates heat. While reversible designs avoid this aspect of power dissipation. Destruction of bits causes heat dissipation as per Landauer Principle. Bannett in 1973 proposed a turning machine for loss-less computation by making it reversible. The development of reversible gates and circuits started after Toffoli proposed reversible logic gates in 1977. A number of gates have been proposed thereafter. The same has been described two categories namely basic gates and generalized gates.

Two constraints for reversible logic synthesis are:

- *1)* Feedback is not allowed
- 2) Fan-out is not allowed (i.e., fan-out = 1).

A gate with k inputs and k outputs is called a k*k gate. Several reversible gates have been proposed over the last decades.

B. Reversible Circuit Design

Toffoli, Fredkin and Peres have given their reversible gates in 1980's; these gates are used to implement the Boolean functions. Network of reversible gates to implement the specific Boolean function is called reversible circuits. Formally a combinational reversible circuit is an acyclic combinational logic circuit in which all gates are reversible and interconnected without explicit fanout's and loops.

III. OBJECTIVES

- A. Multiple Comparative Analyses of Reversible Gates for Designing Logic Circuits
- *B.* Designing parallel to serial converter using DRG4 gate
- C. Designing of ADC convertor using DRG4_gate

IV. FREDKIN GATE

The Fredkin gate (also CSWAP gate) is a computational circuit suitable for <u>reversible computing</u>, invented by <u>Edward Fredkin</u>. It is *universal*, which means that any logical or arithmetic operation can be constructed entirely of Fredkin gates. The Fredkin gate is a circuit or device with three inputs and three outputs that transmits the first bit unchanged and swaps the last two bits if, and only if, the first bit is 1.




Fig No. 2 Circuit representation of Fredkin gate

The basic Fredkin gate is a <u>controlled swap gate</u> that <u>maps</u> three inputs (C, I_1, I_2) onto three outputs (C, O_1, O_2) . The *C* input is mapped directly to the *C* output. If C = 0, no swap is performed; I_1 maps to O_1 , and I_2 maps to O_2 . Otherwise, the two outputs are swapped so that I_1 maps to O_2 , and I_2 maps to O_1 . It is easy to see that this circuit is reversible, i.e., "undoes" itself when run backwards. A generalized $n \times n$ Fredkin gate passes its first n-2 inputs unchanged to the corresponding outputs, and swaps its last two outputs if and only if the first n-2 inputs are all 1. The Fredkin gate is the reversible three-bit gate that swaps the last two bits if, and only if, the first bit is 1.



A. Reversible Logic based Parallel to Serial Converter Design

The three bit counter is constructed with the help of three toggle flip-flops. A variety of counter circuits of various types of complexities are viable in IC form. The design of Reversible T-Latch is carried out the combination of Peres Gate and Feynman Gate as shown in figure 2.5.

The higher order design of 32-bit Parallel to Serial Bit conversion is performed in this work by using DRG4 Gate. The 32-bit multiplexer is designed as shown in figure 2.4.




Figure 3: Design of 32-Bit Multiplexer using DRG4 Gate




Figure 4: Design of Parallel to Serial Converter using Reversible T-Latches and DRG4 Gate based 32x1 Multiplexer.

The design of finally implemented parallel to serial converter using the reversible logic based on Fredkin Gate, Feynman Gate, and Peres Gate is shown in figure 2.5.



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 6 Issue XI, Nov 2018- Available at www.ijraset.com

V. SYNTHESIS RESULTS

The synthesis results include Design Summary, RTL Schematic, Technology Schematic, FPGA Floorplan and Routing and Power Analysis Report for Parallel to Serial Converter using DRG4 Gate as shown in figures 5 to 13.

 「ある ×○ ◎ ※ ◎ ◎ ◎ ● ○ 		🖻 🖉 🖉 🏓 🗟 🔽 📑 🗄 🖬 🖻	PR? > 2 1							
esign ↔ □ ♂ >	^ا 🖓	Summary			MUX4LE_TB Project Status	(08/20/2018 - 0	00:05:02)			
	1 0	- D IOB Properties	Project File:	jonitha.xise	Pan	ser Errors:		X 6 Erro	212	
rilearchy	6		Module Name:	p2sc_DRG4	Imp	ementation St	ate:	Synthem	sized	
DRG4 - Behavioral (p2sc.vhd) u1 - revtff1 - behav (p2sc.vhd)			Target Device:	xc3s500e-5	5fg320	• Errors:		No Erro	rs	
u2 - revtff1 - behav (p2sc.vhd)	C		Product Version:	ISE 14.5		• Warnings:		5 Warn	ings (0 new)	
u3 - revtff1 - behav (p2sc.vhd) u4 - revtff1 - behav (p2sc.vhd)		C Error and Marrison	Design Goal:	Balanced		• Routing Res	ults:			
	3	Parser Messages	Design Strategy:	Xinx Defau	(t (unlocked)	• Timing Cons	traints:			
a Su6 - MUX32 DRG4 gate - behav (UR) =	(4)	- Synthesis Messages	Environment:	System Set	tings	• Final Timing	Score:			
p2sc_tbl - behavior (p2sc_tbl.vhd) uut - MUX32 DRG4 gate - behav (UF	-	Translation Messages Map Messages								
I Sul - MUX16 DRG4 gate - behavi		Place and Route Messages		David	ce Utilization Summary (es	the stand sectors of			_	E
K	Į.	- Timing Messages	Logic Utilization		Used	Available		Utilization		-
No Processes Running		Bitgen Messages All Implementation Messages	Number of Sices		14		4656	Utilization		0%
Processes: p2sc DRG4 - Behavioral	1	Detailed Reports	Number of Sice Flip Flops		19		9312			0%
T - S Design Summary/Reports	E.	Synthesis Report	Number of 1 input LUTa		27		2312	-		0%
Design Utilities	E.	Design Properties Enable Message Filtering	Number of bonded IOBs		39		232			16%
User Constraints		Optional Design Summary Contents	Number of GCLKs		1		24			4%
View RTL Schematic		- E Show Clock Report	Trainper or occra			1	47			- 1/6
View Technology Schematic		Show Failing Constraints Show Warnings								
Check Syntax Generate Post-Synthesis Simulatio		Show Errors			Detailed Reports					E
Implement Design			Report Name	Status	Generated	Errors	Warning	95	Infos	
Generate Programming File			Synthesis Report	Current	Mon 20. Aug 00:05:00 20	018 0	5 Warning	<u>as (0 new)</u>	7 Infos (0 new)	
Start 🔍 Design 🕐 Files 🌔 Libraries	X	Design Summary (Synthesized)		p2s	ic.vhd					
nsole										•• 🗆 1
Minimum period: 2.371ns (Maximum F Minimum input arrival time before										
Maximum output required time after										
Maximum combinational path delay:										
m										
Console 🙆 Errors 🔔 Warnings 😹 Find in File										

Figure 5: Design Summary of Parallel to serial converter using DRG4 gate




Figure 6: RTL Schematic of Parallel to Serial Converter using DRG4 gate



Figure 7: Technology Schematic of Parallel to Serial Converter using DRG4 gate



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 6 Issue XI, Nov 2018- Available at www.ijraset.com




Figure 8: Floor plan and Routed Design of Parallel to Serial Converter using DRG4 gate




Figure 9: Power Report Summary of Parallel to Serial Converter using DRG4 gate





Figure 10: Clock domain Power of Parallel to Serial Converter using DRG4 gate



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 6 Issue XI, Nov 2018- Available at www.ijraset.com

	× Name	Power (W)	Type	Clock (MHz)	Clock Name	Signal Rate			
ew.	u5/d1	0.00000	FFX (SLICEL)	5.0	u4/d1	4.4			
Wews	u5/d2	0.00000	FFY (SLICEL)	5.0	u4/d1	4.4	-		
Q3 Project Settings	v261_F	0.00000	G (SLICEL)	Async	Async	2.5			
Default Activity Rates	y261_G	0.00000	F (SLICEL)	Async	Aayno	2.5			
- Summary	y346_F	0.00000	G (SLICEL)	Aayno	Aayno	2.5			
Confidence Level	y346_G	0.00000	F (SLICEL)	Aaync	Async	2.5			
Detais	y401_F	0.00000	G (SLICEL)	Async	Async	2.5			
P By Herarchy	y401 G	0.00000	F (SLICEL)	Async	Async	2.5			
	y450	0.00000	G (SLICEL)	Async	Async	2.5			
By Clock Domain	y465	0.00000	F (SLICEL)	Async	Agyno	2.5			
By Resource Type	v143	0.00000	G (SLICEL)	Agync	Agyno	2.3			
Logic	v156	0.00000	G (SLICEL)	Async	Agync	2.3			
 Signals 	v196	0.00000	F (SLICEL)	Aaync	Aaync	2.3			
Data	y209	0.00000	F (SLICEL)	Anync	Async	2.3			
- IQs	y31_F	0.00000	G (SLICEL)	Async	Async	2.3			
				Async	Apyno	2.3	-		
-	x31 G								
	y31_G y522_F	0.00000	F (SLICEL)			2.3	-		
Estimated	y522_F	0.00000	G (SLICEL)	Async	Async	2.3			
Estimated Calculated	y522_F y522_G	0.00000	G (SLICEL) F (SLICEL)	Async Async	Async Async	2.3			
Estimated	y522_F	0.00000 0.00000 0.00000 0.00000	G (SLICEL)	Async	Async	2.3			
Estimated Calculated	y522_F y522_G y84_F	0.00000 0.00000 0.00000 0.00000	G (SLICEL) F (SLICEL) G (SLICEL)	Async Async Async	Async Async Async	2.3 2.3 2.3			
Estimated Calculated Power Total domains will default 1 design. To avoid this	y522 F y522 G y54 F Total Logic Power The Power Analys Table View Table View to zero which may us to warning, provide	0 00000 0.0000 0.00000 0.00000000	G (SLICEL) F (SLICEL) G (SLICEL) G (SLICEL) G (SLICEL) C (SLICEL) C (SLICEL) G (SLICEL) G (SLICEL) F (SLICEL)	Async Async Async Async this gi	Async Async Async	2.3 2.3 2.3			
domains will default 1 design. To apoid thin 1. The To apoid thin 2. A post PAR simul 3. The clock frequencies 3. The clock frequencies	522.5 522.5 522.5 525.7 Tele Nover Analys Tele Nover Analys Station - generated PCF fil ation-generated VCD	0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.000000	G (SUCEL) F(SUCEL) G (SUCEL) G (SUCEL) COUNT COU	Agno Agno Agno Agno Agno Agno Agno Agno	Async Async Async	2.3 2.3 2.3		_	
domains will default 1 design. To apoid thin 1. The To apoid thin 2. A post PAR simul 3. The clock frequencies 3. The clock frequencies	by 522 G y 522 G y 522 G y 524 F Tel Goo Power Tel Goo Power	0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.000000	G (SUCEL) F(SUCEL) G (SUCEL) G (SUCEL) COUNT COU	Agno Agno Agno Agno Agno Agno Agno Agno	Async Async Async	2.3 2.3 2.3			



Xilinx XPower Analyzer - p2sc_DRG File Edit View Tools Help	inter (reservering				Martinet Manual V		
) Π σ 🕲 🗎							(e) (
port Navigator	× Name	Power (W)	Signal Rate	Fanout	Sice Fanout	Glock	
ew	u5/d1	0.00001	4.4	18	18	u4/d1	
- 📽 Views	u5/d2	0.00000	4.4	1	1	u4/d1	
Project Settings	v450	0.00000	2.5	1	1	Async	
Default Activity Rates	y465	0.00000	2.5	1	1	Async	
Uefault Activity Hates Summary	d_26_IBUF	0.00000	0.6	1	1	Async	
Confidence Level	d 0 IBUF	0.00000	0.6	1	1	Async	
Details	d 28 IBUF	0.00000	0.6	1	1	Async	
	d 29 IBUF	0.00000	0.6	1	1	Async	
By Hierarchy	d 24 IBUF	0.00000	0.6	1	1	Async	
- 🦪 By Clock Domain	d_2_IBUF	0.00000	0.6	1	1	Async	
B By Resource Type	d 4 IBUF	0.00000	0.6	1	1	Async	
Logic	d_1_IBUF	0.00000	0.6	1	1	Async	
Signals	d_20_IBUF	0.00000	0.6	1	1	Async	
Data	d_30_IBUF	0.00000	0.6	1	1	Async	
lOs	d_31_IBUF	0.00000	0.6	1	1	Async	
or Source	d_25_IBUF	0.00000	0.6	1	1	Async	
Estimated	d_27_IBUF	0.00000	0.6	1	1	Async	
Calculated	d_7_IBUF	0.00000	0.6	1	1	Async	
Power Total	d_19_IBUF	0.00000	0.6	1	1	Async	
	The Power	Analysis is up to	date.				
ews	Table Ve	ew					
domains will default t design. To avoid this							
1. The proper timing					im		
and load the new!							
2. A post PAR simula							
frequencies							
3. The clock frequen	cy for clocks	in the "By]	Type -> Clocks'	view in th	he		
XPower Analyzer (
XPower Analyzer (
•							
*	nor						
Console Report Warning E	TOF						
Console Report Warning E	nor			A		_	▲ 隆 🕼 🕕 ant 00:18

Figure 12: Data Power of Parallel to Serial Converter using DRG4 gate

🛉 🕞 σ 🕲 🗎										
port Navigator	× Name	Power (W)	1/O Standard	Signal Rate	% High	Clock (MHz)	Clock Name	Input Pins	Output Pins	Bidir Pins
w	E IOs									
Views	у	0.00000	LVCMOS25_12_SLOW		0.0	Async	Async	0	1	0
- Q3 Project Settings	ck	0.00001	LVCMOS25	10.0	50.0	Async	Async	1	0	0
- Default Activity Rates	+ d (32)	0.00002	LVCMOS25	0.6	50.0	Async	Async	32	0	0
Summary	± <u>s (5)</u>	0.00367	LVCMOS25_12_SLOW	8.9	50.0	5.0	u4/d1	0	5	0
Confidence Level	-	0.00070			_	_			-	_
Details	Total	0.00370					Count	33	6	0
- 29 By Hierarchy										
- 3 By Clock Domain										
By Resource Type										
Logic										
Signals										
Data										
- IOs										
or Source	-1									
	-									
User										
Estimated										
Default	•									
Calculated	Total IOs Power (W)	Y.	0.00370							
Power Total	Teta tos Fondr (II)		0.00570							
		atch at au ai ai								
	The Power Analys									
		war for the select 10 in un	ur dazion Powarfor dadiosta	In he is remoted or	the anninahle "Ru	Reening Time" view i	who so for the transition	re PLIE blacke atc		
art	• This view remote no	warfortha ealart∥∩ in un	ur daeinn Priwarfor dadiosta	ul INe ie rannstad ne	tha anninahla "Ru	Reenima Tuna" viaw i	wh so for the transition	re PRIE Worke ato		
na .		warfortha ealart10 in un	erdasinn Pnwarfnrdadinsta	ul Me ie rannstad nr	tha snnlinshla "Ru	Raenima Tuna" viaw i	unh se for tha trannaiua	re PMF Wanke ata		
	This view remarks on This view remarks on This view remarks on			ul INe ie rennstad ne	tha annlinahla "Ru	Raeniima Tuna'' viaw i	wh so for the transive	re PCIEblacke ata		
domains will default to	This view reports on Table View Zero which may ur	nder-estimate t	he power for this	ul INe le rennited nr	the snnlinshle "Ru	Remima Tuna" viaw i	unh se for tha trannaisa	re PME blacke ata		
domains will default to design. To avoid this w	This view remote an Table View zero which may ur arning, provide a	nder-estimate t at least one of	he power for this the following:		the snalivshle "Ru	Reen me Time" view :	where for the transition	re BriEblanke ata		
domains will default to design. To avoid this w 1. The proper timing c	This claw renote on Table View zero which may ur arning, provide a onstraints (PERIC	nder-estimate t at least one of DD) for clocks	he power for this the following: (re-implement des:		tha smil-shla "Ru	Recourse Tune" view o	wh so for the transition	re PCIE blanke ata		
domains will default to design. To avoid this w 1. The proper timing c and load the newly	The daw renote on Table Vew Zero which may ur arning, provide a onstraints (PERIC generated PCF fill	nder-estimate t at least one of DD) for clocks Le into XPower	he power for this the following: (re-implement des: Analyzer)		tha smilnshla "Au	Recourse Time" view o	wh so for the tranceive	re DNE blanke ata		
domains will default to design. To avoid this w 1. The proper timing o and load the newly 2. A post PAR simulati	The daw renote on Table Vew Zero which may ur arning, provide a onstraints (PERIC generated PCF fill	nder-estimate t at least one of DD) for clocks Le into XPower	he power for this the following: (re-implement des: Analyzer)		tha smlinshla "Au	Baevuma Tuna" viau r	wh so for the trannelius	re DriE blanke ata		
<pre>domains will default to design. To avoid this w 1. The proper timing c and load the newly 2. A post PAR simulati frequencies</pre>	*This view remote no Table View Zero which may ur arning, provide as onstraints (PERIC generated PCF fil on-generated VCD	nder-estimate t at least one of DD) for clocks le into XPower or SAIF file i	he power for this the following: (re-implement des: Analyzer) ndicating clock	ign	tha smìnshla "Au	Raenuma Tuna" viau e	wh so for the tranceive	re DME klanke atr		
<pre>domains will default to design. To avoid this w 1. The proper timing o and load the newly 2. A post FAR simulati frequencies 3. The clock frequency</pre>	The class reporter on Table View Zero which may ur arning, provide a onstraints (PERIG generated PCF fill on-generated VCD for clocks in th	nder-estimate t t least one of DD) for clocks le into XPower - or SAIF file i ne "By Type ->	he power for this the following: (re-implement des: Analyzer) ndicating clock Clocks" view in th	ign	tha sminshia "A	Raenuma Tuna" viau e	unh se for tha trannaiva	e Drif binnbe ain		
<pre>domains will default to design. To avoid this w 1. The proper timing c and load the newly 2. A post PAR simulai frequencies</pre>	The class reporter on Table View Zero which may ur arning, provide a onstraints (PERIG generated PCF fill on-generated VCD for clocks in th	nder-estimate t t least one of DD) for clocks le into XPower - or SAIF file i ne "By Type ->	he power for this the following: (re-implement des: Analyzer) ndicating clock Clocks" view in th	ign	tha anninahla "Br	Baenuma Tima ^m viau e	unh ge for the tranneliue	e Drif binnbe ain		
<pre>design. To avoid this w 1. The proper timing o and load the newly 2. A post PAR simulati frequencies 3. The clock frequency</pre>	The class reporter on Table View Zero which may ur arning, provide a onstraints (PERIG generated PCF fill on-generated VCD for clocks in th	nder-estimate t t least one of DD) for clocks le into XPower - or SAIF file i ne "By Type ->	he power for this the following: (re-implement des: Analyzer) ndicating clock Clocks" view in th	ign	the snolnshie "A	Baenuma Tima" viau e	unh se for tha trannaiua	e Drie klaske ala		
domains will default to design. To avoid this w 1. The proper timing c and load the newly 2. A post FAR simulari frequencies 3. The clock frequency XPower Analyzer GUI	The class reporter on Table View Zero which may ur arning, provide a onstraints (PERIG generated PCF fill on-generated VCD for clocks in th	nder-estimate t t least one of DD) for clocks le into XPower - or SAIF file i ne "By Type ->	he power for this the following: (re-implement des: Analyzer) ndicating clock Clocks" view in th	ign	tha anninakia "Br	Baenuma Tuna ^m viau e	unh ge for tha trannalua	e Driekinske afr		
<pre>domains will default to design. To avoid this w 1. The proper timing o and load the newly 2. A post FAR simulati frequencies 3. The clock frequency</pre>	The class reporter on Table View Zero which may ur arning, provide a onstraints (PERIG generated PCF fill on-generated VCD for clocks in th	nder-estimate t t least one of DD) for clocks le into XPower - or SAIF file i ne "By Type ->	he power for this the following: (re-implement des: Analyzer) ndicating clock Clocks" view in th	ign	the evolution "Be	Baenuma Tuna ^m vlaure	unh ge fortha trannalua	e PriEkinde ain		
domains will default to design. To avoid this w 1. The proper timing c and load the newly 2. A post FAR simulari frequencies 3. The clock frequency XFower Analyzer GU	Table View Zero which may ur arning, provide a onstraints (PERI generated PCF fil on-generated VCD for clocks in th and then applyir	nder-estimate t t least one of DD) for clocks le into XPower - or SAIF file i ne "By Type ->	he power for this the following: (re-implement des: Analyzer) ndicating clock Clocks" view in th	ign	tha anninakia "Bu	Reen one Tine" view e	uch za fortika trannalua	e PriEkinde ain		
domains will default to design. To avoid this w 1. The proper timing of and load the newly 2. A post FAR similari frequencies 3. The clock frequency XFover Analyzer GUI 4 Console Repot Warming Error	Table View Zero which may ur arning, provide a onstraints (PERI generated PCF fil on-generated VCD for clocks in th and then applyir	nder-estimate t t least one of DD) for clocks le into XPower - or SAIF file i ne "By Type ->	he power for this the following: (re-implement des: Analyzer) ndicating clock Clocks" view in th	ign	tha sooloshla "Bu	Reenima Ting ^a viaw e	uch za fortika trannalua	e PriEkinde ain		
domains will default to design. To avoid this w 1. The proper timing c and load the newly 2. A post FAR simulari frequencies 3. The clock frequency XPower Analyzer GU	Table View Zero which may ur arning, provide a onstraints (PERI generated PCF fil on-generated VCD for clocks in th and then applyir	nder-estimate t t least one of DD) for clocks le into XPower - or SAIF file i ne "By Type ->	he power for this the following: (re-implement des: Analyzer) ndicating clock Clocks" view in th	ign	the soulinable "Bu	Reenuma Tung ^a viau e	ush as fortha trannaise	e PriEkindo an	 ▲ ● ● ● 	.ul 00:19

Figure 13: I/Os Power of Parallel to Serial Converter using DRG4 gate



The synthesis results include Design Summary, RTL Schematic, Technology Schematic, FPGA Floor plan and Routing and Power Analysis Report for Parallel to Serial Converter using Fredkin Gate as shown in figures 14 to 22.




Figure 14: Design Summary of Parallel to Serial Converter using Fredkin Gate





Figure 15: RTL Schematic of Parallel to Serial Converter using Fredkin gate



Figure 16: Technology Schematic of Parallel to Serial Converter using Fredkin gate



International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 6 Issue XI, Nov 2018- Available at www.ijraset.com





File Edit View Tools Help						
<u>ት 🔲 🖉 🕲 🖻</u>						
Program Program Program Processor Procesor Procesor Procesor Procesor Procesor Procesor		Arrend Popeles C/W 25.5	9312 0 	Supply Summary Total Dynamic Cuter Source Votope Current (A) Current (A) Current (A) cont 1.202 0.023 0.000 Concord cosext 2.500 0.033 0.000 Concord cosext 2.500 0.033 0.000 Concord	nt (A) 0.026 0.018 0.002	
<pre>design. To avoid thi. 1. The proper timin and load the new 2. A post FAR simul. frequencies 3. The clock frequent</pre>	Table Vew to zero which may under-est s warning, provide at least g constraints (PERIOD) for ly generated PCF file into ation-generated VCD or SAIE noy for clocks in the "ByT SUI and then applying "Upda	one of the following: clocks (re-implement design XFower Analyzer) file indicating clock ype -> Clocks" view in the				
Console Report Warning 1	inor				× 1% 0∛ 40 .at	, 00:26

Figure 18: Power Report Summary of Parallel to Serial Converter using Fredkin Gate




Figure 19: Clock Domain Power of Parallel to Serial Converter using Fredkin Gate



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887

Volume 6 Issue XI, Nov 2018- Available at www.ijraset.com

	× Name	Power (W)	Type	Clock (MHz)	Clock Name	Signal Rate	
	u5/d1	0.00000	FFX (SLICEL)	5.0	u4/d1	4.4	
Views	u5/d2	0.00000	FFY (SLICEL)	5.0	u4/d1	4.4	
Project Settings	y261_F	0.00000	G (SLICEL)	Async	Async	2.5	
Default Activity Rates	y261_G	0.00000	F (SLICEL)	Async	Async	2.5	
- Summary	y346_F	0.00000	G (SLICEL)	Async	Async	2.5	
Confidence Level	y346_G	0.00000	F (SLICEL)	Async	Async	2.5	
- Details	y401_F	0.00000	G (SLICEL)	Async	Async	2.5	
- Po By Hierarchy	y401 G	0.00000	F (SLICEL)	Async	Async	2.5	
	y450	0.00000	G (SLICEL)	Async	Async	2.5	
 By Clock Domain 	y465	0.00000	F (SLICEL)	Async	Async	2.5	
🖻 🖉 By Resource Type	y143	0.00000	G (SLICEL)	Async	Async	2.3	
- Logic	v156	0.00000	G (SLICEL)	Async	Async	2.3	-
Signals	y196	0.00000	F (SLICEL)	Async	Async	2.3	
Data	v209	0.00000	F (SLICEL)	Async	Async	2.3	
- IOs	y31 F	0.00000	G (SLICEL)	Async	Async	2.3	
		0.00000	F (SLICEL)	Async	Async	2.3	
	1v31 G						
	y31_G y522_F			Anno	Anno		
Estimated	y522_F	0.00000	G (SLICEL) F (SLICEL)	Async Async	Async	2.3	-
	y31_G y522_F y522_G y84_P Total Logic Powe	0.00000 0.00000 0.00000	G (SLICEL)		Async Async Async Async	23 23 23	
Estimated Calculated	y522_F y522_G y84_P Total Logic Powe	0.00000 0.00000 0.00000	G (SLICEL) F (SLICEL) G (SLICEL)	Async Async	Async Async	2.3	
Estimated Calculated	y522_F y522_G y84_P Total Logic Powe	0.0000 0.0000 0.0000 0.0000 r (W)	G (SLICEL) F (SLICEL) G (SLICEL)	Async Async	Async Async	2.3	
domains will default demains will default demains will default demain. To avoid the 1. The proper timi and load the me 2. A post PAR simul frequencies 3. The clock freque	v22.5 v22.6 v24.7 Total Logo Power The Power Anal to zero which may is warning, provide g constraints (PER lation-generated VC	<pre>0 00000 0 00000 0 00000 0 00000 0 00000 0 00000 0 0 0000 0</pre>	e power for the followin re-implement dicating clo locks" view	Agne Agne Agne test test test test test test test te	Async Async	2.3	

Figure 20: Logic Power of Parallel to Serial Converter using Fredkin Gate




Figure 21 Signal Power of Parallel to Serial Converter using Fredkin Gate

File Edit View Tools Help										
🖻 🔲 ៤ 🙆 🗎										
Report Navigstor	× Name	Power (W)	I/O Standard	Signal Rate	% High	Clock (MHz)	Clock Name	Input Pins	Output Pins	Bidir Pins
View	- IOs									
🖻 🍲 Views	y	0.00000	LVCMOS25_12_SLOW	0.0	0.0	Async	Async	0	1	0
Project Settings	clk	0.00001	LVCMOS25	10.0	50.0	Async	Async	1	0	0
Default Activity Rates	d (32)	0.00002	LVCMOS25	0.6	50.0	Async	Async	32	0	0
 Summary 	s (5)	0.00367	LVCMOS25_12_SLOW	8.9	50.0	5.0	u4/d1	0	5	0
- Confidence Level	Total	0.00370			_		Court	33	6	0
Details Pe By Hierarchy	Total	0.00370					Lount	33	6	lo
 → ∰ By Resource Type → Logic ⇒ Signals → Data 										
Color Source User Estimated										
Default	•									
Calculated Power Total	Total IOs Power (W	0	0.00370							
Power lotal										
Power lotal	The Power Analys	sis is up to date.								
Power lotal			urdapinn Primarfordadioata	d Me is reported o	n the anninable "Di	u Resource Tune" view e	whise for the transition	re PCIE blacks ato		
Wews	This view remote no Table View	warfortha ealart10 in w		ul Me is rannstad n	n tha annlinahla "Di	u Ramuna Tuna" visuu e	uch so for the transitie	no PME klanko ata		
Vews × domains will default t design. To avoid this 1. The proper timing and load the newl 2. A post PAR simula frequencies	• This view reports of Table Wew verning, provide verning, provide verning (PERI y generated PCF fi tion-generated VCD	nder-estimate t at least one of DD) for clocks le into XPower or SAIF file i	he power for this the following: (re-implement des: Analyzer) ndicating clock	ign	n the suntrable "B	u Baan una Tima ^{ti} viaur e	wh as for the transition	e BriEhlorie atr		
Vews domains will default t design. To avoid this 1. The proper timing and load the newl 2. A post FAR simula frequencies 3. The clock frequencies XFower Analyzer G	• This view reports of Table Wew verning, provide verning, provide verning (PERI y generated PCF fi tion-generated VCD	nder-estimate t at least one of OD) for clocks le into XPower or SAIF file i he "By Type ->	he power for this the following: (re-implement des Analyzer) ndicating clock Clocks" view in th	ign	n the swelnable "B	ur Raenn uma Toma ^m viaur e	soft as for the transition	re PriEklavio atr		
Vene X domains will default t design. To avoid this i. The proper timing a proper timing a proper timing the second second second the second second second second X feeder Analyzee C Conside Report Warmy E	This view monotono Toole New Toole New Variant, provide variant, provariant, provide variant, provide variant, provariant, prov	nder-estimate t at least one of OD) for clocks le into XPower or SAIF file i he "By Type ->	he power for this the following: (re-implement des Analyzer) ndicating clock Clocks" view in th	ign	n the soulo-skie "B	u Baseuna Tona" ulaw s	uch se fortha transitia	rs BMENdorba atr		,
Vees domains will default to adding. To avoid this i. The proper timing and load the rewl 2. A poar FAR simula frequencies 5. The clock frequency XFower Analyzer G	This view monotono Toole New Toole New Variant, provide variant, provariant, provide variant, provide variant, provariant, prov	nder-estimate t at least one of OD) for clocks le into XPower or SAIF file i he "By Type ->	he power for this the following: (re-implement des Analyzer) ndicating clock Clocks" view in th	ign	n fha anntrabla "R	u Barruma Tuna" utaw e	with go for the transition	no BMIE kiloniko alm		,

Figure 22: I/Os Power of Parallel to Serial Converter using Fredkin Gate



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 6 Issue XI, Nov 2018- Available at www.ijraset.com

VI. INTRODUCTION TO ADC

An ADC converts a continuous-time and continuous-amplitude <u>analog signal</u> to a <u>discrete-time</u> and discrete-amplitude <u>digital signal</u> and is chosen to match the bandwidth and required SNR of the signal to be digitized. If an ADC operates at a sampling rate greater than twice the bandwidth of the signal, then per the <u>Nyquist-Shannon sampling theorem</u>, perfect reconstruction is possible. The presence of quantization error limits the SNR of even an ideal ADC. However, if the SNR of the ADC exceeds that of the input signal, its effects may be neglected resulting in an essentially perfect digital representation of the analog input signal.

A. Resolution




Fig. 23 An 8-level ADC coding scheme

The resolution of the converter indicates the number of discrete values it can produce over the range of analog values. The resolution determines the magnitude of the <u>quantization error</u> and therefore determines the maximum possible average <u>signal-to-noise ratio</u> for an ideal ADC without the use of <u>oversampling</u>.


B. Quantization Error

Quantization error is the noise introduced by <u>quantization</u> in an ideal ADC. It is a rounding error between the analog input voltage to the ADC and the output digitized value. The noise is non-linear and signal-dependent. In an ideal analog-to-digital converter, where the quantization error is uniformly distributed between -1/2 LSB and +1/2 LSB, and the signal has a uniform distribution covering all quantization levels, the <u>Signal-to-quantization-noise ratio</u> (SQNR) can be calculated from Where Q is the number of quantization bits.

C. Accuracy


An ADC has several sources of errors. <u>Quantization</u> error and (assuming the ADC is intended to be linear) non-<u>linearity</u> are intrinsic to any analog-to-digital conversion. These errors are measured in a unit called the <u>least significant bit</u> (LSB). In the above example of an eight-bit ADC, an error of one LSB is 1/256 of the full signal range, or about 0.4%.

D. Electronic Symbol





ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 6 Issue XI, Nov 2018- Available at www.ijraset.com



VII. SIMULATION RESULTS OF ADC CONVERTOR

The synthesis results include Design Summary, RTL Schematic, Technology Schematic, FPGA Floorplan and Routing and Power Analysis Report for Parallel to Serial Converter using DRG4 Gate as shown in figures 24 to 31




Fig 24: ADC DRG4_Gate Circuit





Fig 25 Values of VCO




ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887

Volume 6 Issue XI, Nov 2018- Available at www.ijraset.com

	VCC	Project Statu	s (10/07/2018 - 16:29:	:35)		
Project File:	ADConverter.xise	Pa	rser Errors:	No Error	s	
Module Name:	vco	Im	plementation State:	Placed a	nd Routed	
Target Device:	xc6slx4-3tqg144		• Errors:	No Error	s	
Product Version:	ISE 14.6		• Warnings:	25 Warn	25 Warnings (11 new)	
Design Goal:	Balanced		• Routing Results:	All Signa	Is Completely Routed	
Design Strategy:	Xilinx Default (unlocked)		 Timing Constraint 	s:		
nvironment: System Settings			• Final Timing Score	e: 0 <u>(Timin</u>	g Report)	
	De	vice Utilization	-	1	L-	
Slice Logic Utilization		Used	Available	Utilization	Note(s)	
Number of Slice Registers			0 4,800	0%		
Number of Slice LUTs			0 2,400	0%		
Number of Slice LUTs Number of occupied Slices			0 2,400 0 600	0%	• •	
					2 2 2	
Number of occupied Slices	sed		0 600	0%	2 2 2	
Number of occupied Slices Number of MUXCYs used	sed		0 600 0 1,200	0%		
Number of occupied Slices Number of MUXCYs used Number of LUT Flip Flop pairs u	sed	1	0 600 0 1,200 0	0%		
Number of occupied Slices Number of MUXCYs used Number of LUT Flip Flop pairs u Number of bonded <u>LOBs</u>	sed	1	0 600 0 1,200 0 2 102	0%		








Fig 28 Summary of ADC convertor



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 6 Issue XI, Nov 2018- Available at www.ijraset.com

Converter - [H:/CODES/ADConverter/planAhea Edit Tools Window Layout View Hel		d 14.6		Q+ Search commands
n UF 🗎 🐘 🗙 🛷 🔄 🥝 💥 🗔	🔚 Floorplanning 🔹 🛒 🔌	k 🔭 😜		
esized Design -3				
🛞 Device 🗙 🔄 Schematic 🗙				ត ៥ ខ
		BEL COLUT Type: LUT OR. MEM6 BEL pin: 20 States SLICE_X4Y36		

Fig 29 Outputs of ADC convertor




Fig 30 Output of ADC convertor




Fig 31 ADC DRG4_gate Circuit simulation results



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 6 Issue XI, Nov 2018- Available at www.ijraset.com

VIII. CONCLUSIONS

With the advancement of technology, there has been more and more need for the gigabit rate link for storage application, data communication, computer networks and etc. To meet with the high processing multi-gigabit speeds and system performance, it becomes necessary to have prompt and efficient high-speed inter-connects. Traditional parallel link has been used in circuits for a long time, which let the data be sent over multiple channels simultaneously. A Serial Data link is preferred for long distance communication. This work verifies the design of parallel to serial converter using reversible logic gates like Fredkin Gate, Peres Gate, Feynman Gate and DRG4 Gates. The designs are coded in VHDL using structural modelling. These are synthesized and simulated in Xilinx ISE Design Suite 14.5. The results are compared for various parameters and the proposed design i.e., by using DRG4 gate is found to be a better choice of implementing the parallel to serial converter practically due to less quantum cost, area, power dissipation, garbage outputs, etc. As it reduces the quantum cost by 15% and Garbage outputs by 5%. Further as an application, the designs are developed for Flash Analog to Digital Converter for which the proposed design proved to be better choice of implementation using Reversible Logic with an improvement of design in terms of quantum cost and garbage outputs.

REFERENCES

- [1] Stephen Alexander Chin, Jason Luu, Safeen Huda, and Jason H. Anderson, "Hybrid LUT/Multiplexer FPGA Logic Architectures" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 1-13,2015.
- [2] International Technology Roadmap for Semiconductors (ITRS), <u>http://www.itrs.net</u>, 2016.
- [3] Himanshu Thapliyal, Nagarajan Ranganathan, "Reversible Logic : Fundamentals and Applications in Ultra-Low Power, Fault Testing and Emerging Nanotechnologies and Challenges in Future" 25th International Conference on VLSI Design, IEEE Computer Society, pp13-15, 2012.
- [4] Gordon Moore, "The Future of Integrated Electronics." Fairchild Semiconductor Internal Publication", Vol. 38, No. 8, April 1965.
- [5] Dr. Mike Frank, "Quantum Computer Architectures for Physical Simulations", James H. Simons Conferences on Quantum Computation for Physical Modelling Work-shop, University of Florida, May 2002.
- [6] Hugo De Garis, Thayne Batty, "Robust, Reversible, Nano-scale, Femto-Second Switching circuits and their evolution", Proceedings of the 2004 congress on evolutionary computation, XXX-2371, ISBN 0-7803-8515-2, IEEE, 2004.
- [7] Michael P. Frank, "The Physical Limits Of Computing", Vol. 4, No. 3, pp. 16-26, May June 2002, doi:10.1109/5992.998637, IEEE, 2002.
- [8] Robert Wille, "Introduction to Reversible Circuit Design", Electronics, Communication and Photonics Conference (SIECPC), 2011 Saudi International, E-ISBN: 978-1-4577 0067- 5, Print-ISBN: 978-1-4577-0068-2, IEEE, 2011.
- [9] Michael P. Frank, "Reversible Computing: Quantum Computing Practical Cousin", Invited general introductory lecture, James H. Simons Conference on Quantum and Reversible Computation, Stony Brook, NY, May 28-31, 2003.











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24*7 Support on Whatsapp)