



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 7 Issue: II Month of publication: February DOI: http://doi.org/10.22214/ijraset.2019.2141

www.ijraset.com

Call: 🕥 08813907089 🔰 E-mail ID: ijraset@gmail.com



# Design of Efficient Binary Comparators using Quantum-Dot Cellular Automata

Vikas Agrawal<sup>1</sup>, Shweta Agarwal<sup>2</sup>

<sup>1</sup>Research scholar, <sup>2</sup>Assistance Professor, RGPV Bhopal (M.P) Electronics and Comm. Dept., SRCEM Banmore, Morena, India

Abstract: In the era of technology development the reversible computation have reached the new level for better and efficient fabrication. The integration processes also become more changing job than the last decade. The new approach of QCA getting popular in the circuit designing. Due to this there is dramatically reduction in energy losses. The unique mapping of inputs and output helps to consumes less power. As well as the better performance is observed compare to the existing counterparts. In the presented algorithm the construction of reversible n-bit signed comparator circuit becomes more optimized. All the parameter of the comparator is improved. The proposed algorithm has achieved the enhanced result with more efficient with considering less area.

Keywords: Quantum-dot cellular automata, Computing, Signed Arithmetic, Low Power, Binary comparators, majority gates.

#### I. INTRODUCTION

In the present technology world every sort of computation is getting complicated. Due to this the researchers are in challenging situation to design the circuits which are formed by billions of transistors and execute the number of operation per second [1]. The count of transistor in the circuit become double in every two years and this process will continue till the semiconductor reaches its maximum physical limitations. In order to achieve higher speed of computation various kinds of computing technology such as QCA Processing [2], DNA Computing [3], microprocessor [4-5] etc. But the current architecture is getting huge power losses due to dissipation. By the effort of Landauer [6] the calculation of every bit of information dissipated the minimum  $KT \times \ln 2$  joules of energy here K is the Boltzamann's constant and T is the absolute temperature at which the operation is being performed. Bennet had proposed the work according to which the issue of dissipation of energy in VLSI circuits can be overcome by using QCA logic. By this the information is maintained as it was without losing a single bit. Reversible logic allows performing Boolean operations having same number of inputs and outputs where input combinations are uniquely mapped to individual output combinations [7]. Reversible logic does not permit feedbacks. Reversible logic can perform multiple operations per cycle without compromising in input bits. In order to get zero power dissipation QCA technology is employed [8].

In the comparator two inputs are available, in which first input is set point and other is used to provide the user-adjustable, depending on the design. In Figure 1 the basic comparator is given. The uncertain input voltage, such as a speed of vehicle, is continually compared to the setpoint; if the input is more than the setpoint, the output terminal provide high; if the input is less than the input, the output terminal provide low.



Fig 1: A comparator implements a simple and very nonlinear transfer function:

Figure 2 is shows the block diagram. Here two inputs are provided with three output. The inputs are A and B. Whereas the three outputs are Greater than (G), Equal to (E), Less than (L). Whenever the input A is greater than G will be 1 and other two are 0. Whereas the input A and input B both are equal then the E goes to 1 and other two are 0. And input B is greater than input A so L will be 1 and other two are 0.



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 7 Issue II, Feb 2019- Available at www.ijraset.com



Fig. 2 Block Diagram of Comparator.

#### II. FUNDAMENTALS OF QCA

In the QCA the information is stored and transports the data by just changing local position. There is no actual transport of any charge carrier from unit to another unit. As in case of electrical system the storage is only possible by continue rotation of value. The two charges binary 1 and binary 0 can be represented by arrangement of quantum dots [9-11]. There are only two quantum dots are presented in the QCA cell. The orientation of quantum dots is altering by the coulombic interaction between them. In the figure 3 structure of QCA is shown. It works as the smallest block of the QCA. The QCA cell has four dots at all its corner [12]. In the structure there are two free electrons. The structure of the QCA in provided in the figure 4.



Fig. 3 Structure of a QCA Cell

Because of the coulombic force of repulsion the two electrons can be in two stable states [13]. The electrons are always presented in diagonally opposite corners of the QCA cell. The diagonally opposite corners have maximum distance. The stable states are called as polarization. As per the locations of the electrons in the cell two states can be take place [14]. These states are considered as binary states 1 and 0. For the purpose of explanation the figure 2 is shown.



Fig.4 QCA cell with two polarization



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 7 Issue II, Feb 2019- Available at www.ijraset.com

The diagonally opposite electrons interact to each other by the electrostatic forces and due to this force the electrons maintain its polarization [15].

The input cell is driving the other cells. If logic 1 is provided as input then other cell due to colomibic effect get the logic 1. Similarly if logic 0 is provided other cell gets logic 0. The data can be transfer and propagate in a path consisting of the cell automata [16-17]. Figure 1 shows the available two cell types.

There are two logics gates which are using in QCA technology are the inverter and the majority gate (MG) [18]. In the available MG gate there are three inputs a, b, and c. These are responsible for logic operations. All the operations are associated with clock. The different blocks are controlled by the same clock. Let clock be named as clk x, whereas the remaining cells of the MG are associated with the clock signal clk x+1.

 $M(a, b, c) = a \cdot b + a \cdot c + b \cdot c. \quad (1)$ 

The 1-digit BCD adder earlier proposed in use the top-level architecture in Fig. 3. In this the inputs are added in the binary format and then perform the conversion of BCD. If the output is greater than the 9 than 6 is added in it, else the addition of 0 is take place [19].

#### III. PROPOSED COMPARATOR USING QCA IMPLEMENTATIONS

The proposed work has the two theorems and corollaries. This proposed concept is helpful for enhancing the speed and performance of the full comparators. By using this theorem the number of LUTs reduces so that the size of the overall device is reduced. As the QCA having majority gate and inverter are basic building block [20]. The following theorems are presented in such a manner that the full comparators are splitting into A(n-1:0)=an-1...a0 and B(n-1:0)=bn-1...b0 operands. It can be done by comparing as well as applying Theorems 1 and 2.

1) Theorem 1: If  $A_{(k-1:k-2)}=ak-1ak-2$  and  $B_{(k-1:k-2)}=bk-1bk-2$ , with k=2, 4,..., n-2,n, are two 2-bit sub words of then-bit numbers  $A_{(n-1:0)}$  and  $B_{(n-1:0)}$ , respectively, then A big  $B_{(k-1:k-2)}$  as defined in (2) is equal to 1 if and only if  $A_{(k-1:k-2)}>B_{(k-1:k-2)}$ ; B big  $A_{(k-1:k-2)}$  as defined in (3) is equal to 0 if and only if  $A_{(k-1:k-2)} < B_{(k-1:k-2)}$ .

$$A_{\text{big}}B_{(k-1:k-2)} = M\left(a_{k-1}, \overline{b_{k-1}}, a_{k-2}\right)$$
$$\cdot M\left(a_{k-1}, \overline{b_{k-1}}, \overline{b_{k-2}}\right)$$
$$\overline{B_{\text{big}}A_{(k-1:k-2)}} = M\left(a_{k-1}, \overline{b_{k-1}}, a_{k-2}\right)$$
$$+ M\left(a_{k-1}, \overline{b_{k-1}}, \overline{b_{k-2}}\right)$$

2) Theorem 2: If  $A_{(k-1:k-3)}=ak-1ak-2ak-3$  and  $B_{(k-1:k-3)}=bk-1bk-2bk-3$ , with k=3,6,...,n-3,n, are 3-bit sub words of then-bit numbers  $A_{(n-1:0)}$  and  $B_{(n-1:0)}$ , respectively, then A big  $B_{(k-1:k-3)}$  as defined in (4) is equal to 1 if and only if  $A_{(k-1:k-3)}>B_{(k-1:k-3)}$ ; B big  $A_{(k-1:k-3)}$  as given in (5) is equal to 0 if and only if  $A_{(k-1:k-3)}< B_{(k-1:k-3)}$ .

$$A_{\text{big}}B_{(k-1:k-3)} = M(M(a_{k-1}, \overline{b_{k-1}}, a_{k-2}),$$
$$M(a_{k-1}, \overline{b_{k-1}}, \overline{b_{k-2}}), a_{k-3}$$
$$\overline{B_{\text{big}}A_{k-1:k-3}} = M(M(a_{k-1}, \overline{b_{k-1}}, a_{k-2}),$$
$$M(a_{k-1}, \overline{b_{k-1}}, \overline{b_{k-2}}), a_{k-3}$$



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 7 Issue II, Feb 2019- Available at www.ijraset.com

### IV. DESIGNING BINARY COMPARATORS EXPLOITING THE NEW THEOREMS

The proposed work is shown in figure 5 in form of circuit. The circuits illustrated the design to implement in QCA the novel equations demonstrated. The overall design is shown as generic module. Here the inputs are A and B. The output gives the comparative values in form of greater than, equal to and less than. The Ti, with I ranging between 1 and 4, implements the equations enunciated in the ith theorem, whereas C1 and C2 compute the signals  $AbigB_{(k-1:0)}$ ,  $BbigA_{(k-1:0)}$ , and  $A eqB_{(k-1:0)}as$  shown in figure 5. The application of this comparator can be observed in cascade-based and TB architectures. However, many other design can be developed by combining the basic modules in different manners. Cascade – based (CB) architecture is firstly proposed using novel QCA technology. For better understanding the figure 5 has explain with different angle of observation [9]. By using these theories the implementation of 16 bit of comparator is designed.

In figure 5 the criterion are explained. C1 and C2 of Figure 5 provide the circuit implementation of criterion. The n-bit cascade based architecture of full comparator design is proposed here it uses: n/3 instances of T1 and T2 n/3 cascaded instances of T4 through which the signals AbigB<sub>(n-1:0)</sub> and BbigA<sub>(n-1:0)</sub> are computed; and C2 is used for computing AeqB(n-1:0). The circles design shown in figure 5 indicates the additional clock phases that have to be inserted on wires to guarantee the correct synchronization of the overall design [10].

The length of operands rang for 2 bits to 16 bits in the given CB full comparator, for n>2, the split criterion summarized in Table I. Obviously, alternative splits could be used.





ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 7 Issue II, Feb 2019- Available at www.ijraset.com



Fig. 5. QCA modules: (a) T1; (b) T2; (c) T3; (d) T4; (e) C1; and (f) C2  $\$ 

Tuble 1 Splitting effection adopted in the effecting									
Ν	Splitting of the Operands								
4	$A_{(3:2)}A_{(1:0)} \ B_{(3:2)}B_{(1:0)}$								
8	$A_{(7:5)}A_{(4:2)}A_{(1:0)} \ B_{(7:5)}B_{(4:2)} \ B_{(1:0)}$								
16	$A_{(15:14)}A_{(13:11)}A_{(10:8)} \ A_{(7:5)}A_{(4:2)} \ A_{(1:0)}$								
	$B_{(15:14)}B_{(13:11)}B_{(10:8)} \ B_{(7:5)}B_{(4:2)} \ B_{(1:0)}$								

## V. RESULT

After apply such innovative comparator we got the following result. The delay is reduced. The comparator is having very much efficient then the exiting comparator. The result is shown in figure 6 is the RTL designing. This designed is provided by which the implantation is shown.





Fig 6. The RTL view schematic of the circuit.



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 7 Issue II, Feb 2019- Available at www.ijraset.com

In the figure 6 (b) the internal schematic views is shown. Here the buffer, multiplexer and other component are given which are arranged in the different combination. The wires are used to connect the parts.

In fig. 5 the wave form of the comparator is given. The different values as has been applied to test the working of the device. Here the two values are loaded and the output is greater, smaller and bigger.





ISE Project Navigator (0.61xd) - C:\Users\SURVED\E	Des	sktop\thesis\QCA comptr\comp_16\comp_16.x	cise	- [Design Summary]	C. Barrell State						c	- 0	8
😰 File Edit View Project Source Process Tools Window Layout Help												5 X	
S C   X 🗊 🖉 😓 🕼 🔚 🔨 🚺	,	» / / / / / / / 🖻 / 🔁 🔁		1 🖻 🔑 🕅? 🕨 🗵 🛣	₽ 💡								
Design ↔ □ 🗗 × 👩	^		comp 16 Project Status								1		
Wex:      • Implementation       • Implementation       • Implementation      If Hierarchy   Implementation    Implementation    Implementation      Implementation    Implementation    Implementation    Implementation      Impl			Project File: comp_16.xise			Parser Errors:				No Errors			
		- 📓 Module Level Utilization		Module Name:	comp_16		Implementation State:			Placed and Routed			
		Timing Constraints Dingut Report		Target Device: xc3s100e-5vq100				•Errors:			No Errors		
		Clock Report		Product Version:	ISE 13.2		• Warnings:			42 Warnings (42 new)			
level_0A - M_cell (M_cell.v)	2	- C Static Timing	E	Design Goal:	Balanced Xilinx Default (unlocked)		• Routing Results: • Timing Constraints:			All Signals Completely Routed			-
V level_1A - M11_cell (M111_c		Parser Messages		Design Strategy:									
2  evel_3A - M11_cell (M111_c	6	Synthesis Messages		Environment:	System Settings			• Final Timing Score		0 (Timing	Report)		
V level_4A - M11_cell (M111_c	-	Iranslation Messages Man Messages		-									
□ v level_6A - M11_cell (M111_c -		Place and Route Messages		Device Utilization Summary [-]								1	
K III F		Timing Messages		Logic Utilization		Used		Available	Utilization		Note(s)		
No Processes Running	All Implementation Messages			Number of 4 input LUTs			40	1,920		2%			
Processes: comp 16		Detailed Reports		Number of occupied Slices			20	960		2%			
🖫 🗁 🎝 🔥 Synthesize - XST	Synthesize - XST			Number of Slices containing of		20	20		100%				
View RTL Schematic	Design Properties			Number of Slices containing unrelated logic			0	20		0%			
View Technology Schematic Deck Syntax Optional Design Summary Contents			Total Number of 4 input LUTs		40	1,920		2%					
Generate Post-Synthesis Si		- Show Clock Report		Number of bonded IOBs			35	66		53%			
Implement Design		Show Failing Constraints		Average Fanout of Non-Clock N	ets		2.23						
E C Map		Show Errors											-
🕀 🖓 🖉 Place & Route				Performance Summary [1]									-1
Generate Programming File				Einal Timing Cooker	0 (Cohiroi 0 Hold	. 0)		Dinout Dal		Dinos	ut Depart		
🍃 Start 🖻 Design 🖺 Files 🖺 Libraries 】	-	ISE Design Suite InfoCenter	Σ	Design Summary			comp	p_16.v	×				
Console												↔ [	1 # ×
Launching Design Summary/Report Vi	ew	ver											*
Started : "Launching ISE Text Edit	or	to edit comp 16.v".											
bouroed . Duttioning iss read bard													-
< III													•
📃 Console 🙆 Errors 🔔 Warnings 🕅 Find	in F	Files Results											

Fig. 8 Number of LUTs.



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 7 Issue II, Feb 2019- Available at www.ijraset.com

#### VI. CONCLUSION

This paper presents a systematic approach to design an n-bit signed comparator. The comparator which is designed is capable to work with high end devices. It can work by integrate in any device as it is very much efficient to perform the required operations. By examining the efficiency in different parameters it is found that presented comparator is efficient than other presented area.

The key feature of this technology is that the QCA is very easy to implement and work effectively. Able to work under Quantum cost minimization is the strength of the proposed architecture. Since comparison of two numbers can be useful in many operations inside the microcontroller, system of communication, etc.

#### REFERENCES

- [1] Moore, Gordon E, (1975) "Progress in digital integrated electronics", Electron Devices Meeting, Vol. 21(1975), IEEE 11-13.
- [2] Steane, Andrew, Feb(1998) "Quantum computing", Reports on Progress in Physics, Vol. 61. No. 2, pp117-173.DOI: http://dx.doi.org/10.1088/0034-4885/61/2/002
- Paun, Gheorghe, Grzegorz Rozenberg, and Arto Salomaa, (1998) "DNA computing: new computing paradigms", Springer-Verlag New York Inc. Secaucus, NJ. USA(1998), ISBN:3540641963.
- [4] B. Sinharoy et al., "IBM POWER8 processor core microarchitecture," IBM J. Res. Dev., vol. 59, no. 1, pp. 1–21, Jan./Feb. 2015.
- [5] L. Eisen et al., "IBM POWER6 accelerators: VMX and DFU," IBM J.Res. Dev., vol. 51, no. 6, pp. 1–21, Nov. 2007.
- [6] Rolf Landauer, (1961) "Irreversibility and heat generation in the computing process", IBM journal of research and development, Vol. 44. No. 1(1961), pp261-269.DOI: http://dx.doi.org/10.1147/rd.441.0261
- [7] Patel, Ketan N., John P. Hayes, and Igor L. Markov, (2004)"Fault testing for reversible circuits", Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions, Vol. 23. No. 8 (2004),pp1220-1230.
- [8] Tommaso Toffoli, (1980) "Reversible computing", MIT Lab for Computer Science. Seventh Colloquium Noordwijkerhout, The Netherlands. Vol. 85.Jul(1980), pp632–644. DOI: http://dx.doi.org/10.1007/3-540-10003-2\_104
- [9] Morita, Kenichi, (2001) "A simple universal logic element and cellular automata for reversible computing", Machines, Computations, and Universality, Springer Berlin Heidelberg, 2001, pp102-113.
- [10] Voyiatzis, Ioannis, Dimitris Gizopoulos, and Antonis Paschalis, (2005)"Accumulator-based test generation for robust sequential fault testing in DSP cores in near-optimal time", Very Large Scale Integration (VLSI) Systems, IEEE Transactions, Vol 13.No. 9 (2005), pp1079-1086.
- [11] Snider, G. L., et al, (1999) "Quantum-dot cellular automata: Review and recent experiments", Journal of Applied Physics, Vol. 85. No. 8 (1999), pp4283-4285.
- [12] WALUS, Konrad, et al, (2004)"QCA Designer: A rapid design and simulation tool for quantum-dot cellular automata", IEEE transactions on nanotechnology, Vol. 3.No. 1 (2004), pp26-31.
- [13] S.P.Singh and S.Agrawal (2018), "Design of Efficient 32bits of BCD adder in QCA", International journal for research in applied science & engineering technology, Vol 6 Issue II (2018).
- [14] Naresh and P.Ashok (2016), "Implementation of QCA Comparator Arch. for Power Critical Applications", IJITR, Vol. no 4, Issue No. 5.
- [15] R.Nithiyanandham, et al, "Adder Design Using QCA Technique with Area Delay Efficient", International Journal of Innovation Research in Science, Engg. And Tech.
- [16] H. Cho and E. E. Swartzlander Jr., "Serial parallel multiplier design in quantum-dot cellular automata," inProc. IEEE Symp. Comput. Arithmetic, 2007, pp. 7– 15.
- [17] T.Rajeswari and V.P.Reddy, "Design of Efficient Binary Comparators In QCA", International Journal of Research.
- [18] G. Cocorullo, P. Corsonello, F. Frustaci, and S. Perri, "Design of Efficient BCD Adders in Quantum-Dot Cellular Automata", IEEE Transactions On Circuits And Systems—II: Express Briefs, Vol. 64, No. 5, May 2017.
- [19] V. Pudi and K. Sridharan, "Low complexity design of ripple carry and Brent-Kung adders in QCA,"IEEE Trans. Nanotechnol., vol. 11, no. 1, pp. 105–119, Jan. 2012.
- [20] W. Liu, L. Lu, M. O'Neill, and E. E. Swartzlander, "Cost-efficient decimal adder design in quantum-dot cellular automata," inProc. IEEE Int. Symp. Circuits Syst., Seoul, South Korea, May 2012, pp. 1347–1350.











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24\*7 Support on Whatsapp)