



# **iJRASET**

International Journal For Research in  
Applied Science and Engineering Technology



---

# **INTERNATIONAL JOURNAL FOR RESEARCH**

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

---

**Volume: 3**

**Issue: X**

**Month of publication: October 2015**

**DOI:**

**[www.ijraset.com](http://www.ijraset.com)**

**Call: ☎ 08813907089**

**E-mail ID: [ijraset@gmail.com](mailto:ijraset@gmail.com)**

**International Journal for Research in Applied Science & Engineering  
Technology (IJRASET)**

# **RTL Level and Self-Test Approach Based Arithmetic BIST**

Shaik Anjumara<sup>1</sup>, P. Bala Murali Krishna<sup>2</sup>

<sup>1</sup>PG student, Department of ECE, Sri Mittapalli institute of Technology for Women, Guntur, Andhra Pradesh, India

<sup>2</sup>Professor, Department of ECE, Sri Mittapalli institute of Technology for Women, Guntur, Andhra Pradesh, India

**Abstract**--In this paper an accumulator-based 3-weight test pattern generation scheme is presented. First, it does not impose any requirements about the design of the adder i.e., it can be implemented using any adder design and then it does not require any modification of the adder; and hence it does not affect the operating speed of the adder. Furthermore, the proposed scheme compares favourably to the scheme proposed in terms of the required hardware overhead. The weighted random test pattern generation represents a significant departure from classical methods of generating test sequences for complex large scale integration packages. The virtue of this technique is its simplicity and the fact that test-generation time is virtually independent of gates in the logic package to be tested. This technique can be used both in a conventional tester and in a tester where the weighted random test pattern generation is implemented in hardware. By this proposed method the patterns are generated with reduced delay.

**Key Words:** 3-Weight Test Pattern Generation, Hardware Overhead, Random Test Pattern Generation.

## **I. INTRODUCTION**

BIST is a design-for-testability technique that places the testing functions physically with the circuit under test (CUT). The basic BIST architecture requires the addition of three hardware blocks to a digital circuit: a test pattern generator, a response analyzer, and a test controller. The test pattern generator generates the test patterns for the CUT[1]. Examples of pattern generators are ROM with stored patterns, a counter, and a linear feedback shift register (LFSR) [2]. A typical response analyzer is a comparator with stored responses or an LFSR used as a signature analyzer. It compacts and analyzes the test responses to determine correctness of the CUT. A test control block is necessary to activate the test and analyze the responses. However, in general, several test-related functions can be executed through a test controller circuit. A new weighted random pattern design for testability is described where the shift register latches distributed throughout the chip are modified so that they can generate biased pseudo-random patterns upon demand. A two-bit code is transmitted to each weighted random pattern shift register latches to determine its specific weight. The weighted random pattern test is then divided into groups, where each group is activated with a different set of weights [7]. The weights are dynamically adjusted during the course of the test to "go after" the remaining untested faults.

An accumulator-based 3-weight test pattern generation scheme is presented; the proposed scheme generates set of patterns with weights 0, 0.5, and 1 [10], [15]. Since accumulators are commonly found in current VLSI chips, this scheme can be efficiently utilized to drive down the hardware of built in self test pattern generation, as well. Comparisons with previously presented schemes indicate that the proposed scheme compares favourably with respect to the required hardware.

## **II. WEIGHT GENERATING COMBINATIONAL CIRCUIT**

A digital system is tested and diagnosed during its lifetime on numerous occasions. Such a test and diagnosis should be quick and have very high fault coverage. One way to ensure this is to specify such a testing to as one of the system functions, so now it is called Built In Self Test (BIST) [6]. With properly designed BIST, the cost of added test hardware will be more than balanced by the benefits in terms of reliability and reduced maintenance cost.

### **A. Weighted Generation Of BIST**

For BIST, we would require that the test patterns be generated on the system/chip itself. However, this should be done keeping in mind that the additional hardware is minimized. One extreme is to use exhaustive testing using a counter and storing the results for

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

each fault simulation at a place on the chip (like ROM). An  $n$  input circuit would then require  $2^n$  combinations which can be very tiresome on the system with respect to the space and the time. Also, more the number of transitions, the power consumed will be more.

- 1) *BIST Techniques*: The BIST techniques are classified based on the operational condition of the circuit under test (CUT): On-Line BIST, Off-Line BIST. In On-line BIST the testing occurs during normal functional operating conditions. Here there is no test mode, and real-time error detection. There are two types of on-line BIST techniques one is Concurrent and other is Non-Concurrent. The concurrent occurs simultaneously with normal functional operation where it is realized by using coding techniques. While the non-concurrent carried out while in idle state, interruptible in any state realized by executing diagnostic software/firmware routines. Off-line BIST deals with testing a system when it is not carrying out its normal functions i.e.; test mode, Non-Real-Time error detection. It can be tested by using on-board TPG + Output Response Analyzer (ORA) or Micro diagnostic routines. There are two types of off-line BIST techniques Structural off-line BIST and Functional off-line BIST. The execution of structural off-line BIST based on the structure of the CUT (Explicit fault model – LFSR). The Functional off-line BIST is running based on functional description of CUT (Functional fault model - diagnostic software).
- 2) *Test Pattern Generation Techniques*: There are 3 types of test pattern generation techniques: Exhaustive testing, Pseudo exhaustive testing, Pseudo random testing. In Exhaustive testing Applying all  $2^n$  input combinations, generated by binary counters or complete LFSR. In Pseudo exhaustive testing the circuit is segmented and each segment is tested exhaustively i.e., Less no. of tests required. In Pseudo random [4] testing it reduces the test length but sacrifices the fault coverage and it is difficult to determine the required test length and fault coverage.
- 3) *Test Response compression techniques*: The below are the test response compression techniques: Response Compression, Signature, Alias, Compression Procedure. In Response compression there is a process to form a “signature” from complete output responses. The Signature compressed form of saved test results. The Alias error outputs the output when faulty & fault-free signature are same. In Compression procedure the composition of test vector applying, results storing and comparison of the faulty & fault free signatures and the compression of simple hardware implementation and small performance degradation - no effect on normal circuit behaviour (delay, execution time). The high degree of compression - signature lengths to be a logarithmic factor of responses lengths and small aliasing errors.

### III. ACCUMULATOR BASED 3-WEIGHT PATTERN GENERATION

Generally, the accumulator-based compaction technique uses an accumulator to generate a composite fault signature for a circuit under test. The error coverage for this method has been previously analyzed. We describe an alternative technique for calculating the error coverage of accumulator-based compaction using the asymmetric error model. This technique relies on the central limit theorem of statistics and can be applied to other count-based compaction schemes [9]. The data paths of most contemporary general and special purpose processors include registers, adders and other arithmetic circuits. If these circuits are also used for built-in self-test, the extra area required for embedding testing structures can be cut down efficiently. Several schemes based on accumulators, subtractions, multipliers and shift registers have been proposed and analyzed in the past for parallel test response compaction, whereas some efforts have also been devoted in the bit-serial response compaction case.

The utilization of accumulators for time compaction of the responses in built-in self test environments has been studied by various researchers. One of the well-known problems of time compactors is aliasing [12], i.e. the event that a series of responses containing errors result in a signature equal to that of an error-free response sequence. In this paper we propose a scheme to reduce aliasing in accumulator based compaction environments. With the proposed scheme, the aliasing probability tends to zero, as the number of the patterns of the test set increases.

We use a pseudo random generator made using Linear Feedback Shift Register (LFSR). These patterns generated using LFSR have all the desirable properties of random numbers, but are algorithmically generated by the hardware pattern generator and are therefore repeatable.

In general, pseudo random pattern generation requires more patterns than completely deterministic Automatic Test Pattern Generation (ATPG), but obviously, fewer than the exhaustive testing. However, it was found that the stuck-fault coverage rises in a logarithmic fashion towards hundred percentage, but at the cost of enormous numbers of random patterns. On top of it, certain circuits are random pattern resistant circuits in that they do not approach full fault coverage with an unbiased random pattern [16]. Such circuits require extensive insertion of testability hardware or a modification of random pattern generation to „weighted pseudo

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

random pattern generation" in order to obtain an acceptable fault percentage. This desire to achieve higher fault coverage with shorter test lengths and therefore shorter test times led to the invention of the weighted pseudo random pattern generator. The implementation of the weighted-pattern generation scheme is based on the full adder truth table, presented in Table II. From Table II we can found that  $C_{out} = C_{in}$ .

Table I Test Set for the c17 Benchmark

Test Vector	Inputs A[4:0]
T1	00101
T2	01010
T3	10010
T4	11111

Table II Truth Table for Full Adder

#	$C_{in}$	A[i]	B[i]	S[i]	$C_{out}$	Comment
1	0	0	0	0	0	
2	0	0	1	1	0	$C_{out} = C_{in}$
3	0	1	0	1	0	$C_{out} = C_{in}$
4	0	1	1	0	1	
5	1	0	0	1	0	
6	1	0	1	0	1	$C_{out} = C_{in}$
7	1	1	0	0	1	$C_{out} = C_{in}$
8	1	1	1	1	1	

### A. Accumulator Cell

The main object of the weighted pattern generation is an accumulator cell [3]. To implement the accumulator in the proposed weighted pattern generation scheme is based on presented in Fig1.




Fig.1: Accumulator cell

Which consists of a Full Adder (FA) cell and a D-type flip-flop with asynchronous set and reset inputs whose output is also driven to one of the full adder inputs. In the above figure, we assume that the set and reset are active high signals and at the same time the set and reset are used to without loss of generality. And at the time, the respective cell of another register B[i] is also occurred. For this accumulator cell, one out of three configurations can be utilized, as shown in Fig: 2.

In Fig: 2 we present the configuration that drives the CUT inputs. When  $A[i] = 1$  is required, So the  $set[i] = 1$  and  $reset[i] = 0$  and hence  $A[i] = 1$  and  $B[i] = 0$ . Then the output is equal to 1, and  $C_{in}$  is equal to  $C_{out}$ . i.e., the  $C_{in}$  is transferred to the  $C_{out}$ . And similarly, When  $A[i] = 0$  is required, So the  $set[i] = 0$  and  $reset[i] = 1$  and hence  $A[i] = 0$  and  $B[i] = 1$ . Then the output is equal to 0, and here  $C_{in}$  is equal to  $C_{out}$ . i.e., the  $C_{in}$  is transferred to the  $C_{out}$ .






Fig.2: Configurations of the accumulator cell of Fig.1.

When  $A[i] = \text{"-"}$  is required, so the  $set[i] = 0$  and  $reset[i] = 0$ . The D input of the flip-flop of register B is driven by either 1 or 0, depending on the value that will be added to the accumulator inputs in order to generate satisfactorily random patterns to the inputs of the CUT.

### B. Linear Feedback Shift Registers

The LFSR are the basic building blocks of the pseudo random test pattern generators. In unbiased pseudo random testing, the outputs from the LFSR is fed directly to the CUT and thus the no. of LFSR stages required is equal to the number of inputs to the CUT. For a weighted pseudo random testing we however require much more LFSR stages than the inputs to the CUT. This is so because each weighted bit usually requires more than one equi-probable bit coming in from an LFSR stage for the generation of its weighted bit. Now we assume that for both the unbiased and the weighted case we have the total number of LFSR shift registers required for each of the CUTs.

### C. Pattern Generation

In the last section we see how, depending upon the no. of inputs of the CUT and the associated probabilities we can make an LFSR [1] configuration for both, the unbiased and the weighted pseudo random testing part. We do this by writing a Verilog file with the entire configuration written in it. After that we run the Verilog simulator and get the raw patterns in a file. This reads the patterns generated from an LFSR working for weighted pseudo random testing.

The general configuration of the proposed scheme is presented. The Logic module provides the Set [n-1:0] and Reset [n-1:0] signals that drive the S and R inputs of the Register A and Register B inputs. Note that the signals that drive the S inputs of the flip-flops of Register A, also drive the R inputs of the flip-flops of Register B and vice versa.




Fig. 3: proposed scheme

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

All schemes require the application of the session counter, required to alter among the different weight sessions. The number of test patterns applied and the proposed scheme is the same, since the test application algorithms that have been invented and applied, Methods to generate weighted pseudo-random patterns for combinational circuits that can be extended to sequential circuits this method is based on the use of three weights, 0, 0.5 and 1. A weight assignment associates one of these weights with every primary input of the circuit. A preselected number of patterns  $N$  is applied under every weight assignment [10]. A weight of 0.5 assigned to an input  $i$  by a weight assignment  $w$  implies that pseudo-random patterns are applied to input  $i$  while  $N$  test patterns are applied to the circuit; a weight of 0 assigned to input  $i$  implies that input  $i$  is held at 0 constantly for the  $N$  test patterns and a weight of 1 assigned to input  $i$  implies that input  $i$  is held at 1 constantly for the  $N$  test patterns. The weight assignments are based on a deterministic test set. Each weight assignment is obtained by intersecting a subset of deterministic test patterns. The intersection of identical values, 0 or 1, yields a weight of 0 or 1, respectively.

The intersection of different values yields an unspecified value ( $x$ ), which is translated into a weight of 0.5[15]. The intersection of test sub sequences yielded weight assignments that were used in a similar way to the ones for combinational circuits. However, for sequential circuits, the intersection of a subset of test subsequence of length  $M$  results in  $M$  weight assignments that have to be used consecutively, and changed at every time unit. The need to change the weight assignment at every time unit is undesirable.

### IV. RESULTS ANALYSIS

The proposed system is implemented by using Xilinx Software and the simulation waveforms of each module are shown below.




Fig. 4: D Flip Flop

#### A. D-Flip flop

D-Flip flop is the basic flip flop of counter used in this project. When clock signal goes logically high the output gets the value which applied to the input.





Fig. 5: Full Adder

Full adder is an adder in order to design accumulator cell to generate test vectors for the scan operation of the signature registers.



When  $\text{Set}[i]=1$  and  $\text{Reset}[i]=0$  and hence  $A[i]=1$  and  $B[i]=1$ . Then, output is equal to 1, and  $C_{in}$  is transferred to  $C_{out}$ . The logic module of Accumulator cell provides  $\text{Set}[n-1:0]$  and  $\text{Reset}[n-1:0]$  signals that drive the S and R inputs of the Register A and Register B. Note that the signals that drive the S inputs of the flip flops of Register A, also drive the R inputs of Register B and vice versa.



In the 3-weight pattern generation scheme the scan chain for session counter is driven by the output of linear feedback shift register(LFSR) [1].Logic is inserted between the scan chain and the CUT inputs to fix the outputs to the required weight (0, 0.5, 1).For the scan chain of session counter the number of LFSR stages is ( $\log_2 n$ ) where n is the number of scan cells.

### E. Session Counter

[illegible]

### F. Top Module

### G. Comparisons

©IJRASET 2015: All Rights are Reserved



# International Journal for Research in Applied Science & Engineering Technology (IJRASET)

TABLE III Comparison with [11]

circuit	hardware overhead			delay from $c_{in}$ to $c_{out}$				
	[11]	pr op.	de cr.	(ripple)			(prefix)	
name				[11]	pr op.	de cr.	pr op.	de cr.
c880	41%	8%	81%	240	180	20%	24	90%
c1355	28%	7%	74%	164	123		22	87%
c1908	13%	3%	77%	132	99		21	84%
c2670	34%	8%	75%	932	699		32	97%
c3540	11%	5%	57%	200	150		23	89%
c5315	17%	2%	90%	712	534		30	96%
c7552	17%	4%	75%	828	621		31	96%

In table III, we shall compare the proposed scheme with the accumulator-based 3-weight generation scheme that has been proposed in [11]. In Section IV-B, we shall compare the proposed scheme with the 3-weight scan schemes that have been proposed in [5] and [8].

TABLE IV: Comparisons with the Scan Scheme Proposed in [5] and [8]

CUT	Pomeranz [5]				Wang [8]				Proposed
	weighting gates + scan counter + LFSR = Total				LFSR + decoding logic + scan counter = Total				
c880	5	47	47	99	47	6	47	100	27
c1355	1	43	43	87	43	6	43	92	38
c1908	0	40	40	80	40	2	40	82	23
c2670	542	63	63	668	63	39	63	165	101
c3540	2	45	45	92	45	24	45	114	73
c5315	0	60	60	120	60	7	60	127	39
c7552	1134	62	62	1258	62	66	62	190	139

In the 3-weight pattern generation scheme proposed by Pomeranz and Reddy in [5] the scan chain is driven by the output of a linear feed-back shift register (LFSR). Serial fixing scheme is shown to be more costly [8]; therefore we shall concentrate our comparisons to the parallel fixing BIST scheme.

## H. Device Utilization Summary

The below table v is the device utilization summary in the synthesis report after completion of simulation process.

TABLE V: Design Utilization Summary

Logic Utilization	Used	Available	Utilization
No.of Slice Flip-Flops	15	1536	1%
No.of 4 input LUTs	19	1536	1%
No.of Bounded IOBs	9	124	7%
No.of GCLKs	1	8	12%
Total equivalent gate count	280	-	-

## V. CONCLUSION

We have presented an accumulator-based 3-weight (0, 0.5, 1) test-per-clock generation scheme, which can be utilized to efficiently generate weighted patterns without altering the structure of the adder. Comparisons with a previously existing accumulator-based 3-weight pattern generation technique and it indicates that the hardware overhead of the proposed scheme is lower, while at the same time no redesign of the accumulator is imposed, thus resulting in reduction in test application time. Comparisons with existing scan based schemes show that the proposed schemes results in lower hardware overhead. Finally, comparisons with the accumulator-based scheme proposed and reveal that the proposed scheme results in significant decrease in hardware overhead and the amount of time it required to generate the results is very low.

# International Journal for Research in Applied Science & Engineering Technology (IJRASET)

## REFERENCES

- [1] P. Bardell, W. McAnney, and J. Savir, *Built-In Test For VLSI: Pseudorandom Techniques*. New York: Wiley, 1987
- [2] P. Hortensius, R. McLeod, W. Pries, M. Miller, and H. Card, "Cellular automata-based pseudorandom generators for built-in self test," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 8, no. 8, pp. 842–859, Aug. 1989.
- [3] A. Stroele, "A self test approach using accumulators as test pattern generators," in *Proc. Int. Symp. Circuits Syst.*, 1995, pp. 2120–2123.
- [4] H. J. Wunderlich, "Multiple distributions for biased random test patterns," in *Proc. IEEE Int. Test Conf.*, 1988, pp. 236–244.
- [5] I. Pomeranz and S. M. Reddy, "3 weight pseudo-random test generation based on a deterministic test set for combinational and sequential circuits," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol.12, no. 7, pp. 1050–1058, Jul. 1993.
- [6] K. Radecka, J. Rajski, and J. Tyszer, "Arithmetic built-in self-test for DSP cores," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 16, no. 11, pp. 1358–1369, Nov. 1997.
- [7] J. Rajski and J. Tyszer, *Arithmetic Built-In Self Test For Embedded Systems*. Upper Saddle River, NJ: Prentice Hall PTR, 1998.
- [8] S. Wang, "Low hardware overhead scan based 3-weight weighted random BIST," in *Proc. IEEE Int. Test Conf.*, 2001, pp. 868–877.
- [9] S. Zhang, S. C. Seth, and B. B. Bhattacharya, "Efficient test compaction for pseudo-random testing," in *Proc. 14th Asian Test Symp.*, 2005, pp. 337–342.
- [10] J. Savir, "Distributed generation of weighted random patterns," *IEEE Trans. Comput.*, vol. 48, no. 12, pp. 1364–1368, Dec. 1999.
- [11] I. Voyiatzis, D. Gizopoulos, and A. Paschalis, "Accumulator-based weighted pattern generation," presented at the *IEEE Int. Line Test Symp.*, Saint Raphael, French Riviera, France, Jul. 2005.
- [12] I. Voyiatzis, "An accumulator—based compaction scheme with re-duced aliasing for on-line BIST of rams," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 16, no. 9, pp. 1248–1251, Sep. 2008.
- [13] J. Rajski and J. Tyszer, *Arithmetic Built-In Self Test For Embedded Systems*. Upper Saddle River, NJ: Prentice Hall PTR, 1998.
- [14] S. Wang, "Low hardware overhead scan based 3-weight weighted random BIST," in *Proc. IEEE Int.*
- [15] F. Brglez, C. Gloster, and G. Kedem, "Hardware-based weighted random pattern generation for boundary scan," in *Proc. IEEE Int. Test Conf. (ITC)*, 1989, pp. 264–274.
- [16] S. Zhang, S. C. Seth, and B. B. Bhattacharya, "Efficient test compaction for pseudo-random testing," in *Proc. 14th Asian Test Symp.*, 2005, pp. 337–342.



10.22214/IJRASET



45.98



IMPACT FACTOR:  
7.129



IMPACT FACTOR:  
7.429



# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24\*7 Support on Whatsapp)