



iJRASET

International Journal For Research in
Applied Science and Engineering Technology



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 3

Issue: XI

Month of publication: November 2015

DOI:

www.ijraset.com

Call: ☎ 08813907089

E-mail ID: ijraset@gmail.com

Implementation of Low Power Adder & Verification of Different Types of Power Gated Circuits

G.Mohan Brahman², N.Syamkumar²

¹M.Tech student, IITS, ²Asst. Professor, ECE Dept, IITS
MARKAPUR, Prakasam Dist., A.P, INDIA.

Abstract: As low power circuits are most popular now a days as the scaling increase the leakage powers in the circuit also increases rapidly so for removing these kind of leakages and to provide a better power efficiency we are using many types of power gating techniques. In this paper we are going to analyse the different types of flip-flops using different types of power gated circuits using low power VLSI design techniques and we are going to display the comparison results between different nanometre technologies. The simulations were done using Micro wind Layout Editor & DSCH software and the results were given below.

I. INTRODUCTION

The scaling of process technologies to nano meter regime has resulted in a rapid increase in leakage power dissipation. Hence, it has become extremely important to develop design techniques to reduce static power dissipation during periods of inactivity. The power reduction must be achieved without trading-off performance which makes it harder to reduce leakage during normal (runtime) operation. On the other hand, there are several techniques for reducing leakage power in *sleep* or *standby* mode. Power gating is one such well known technique where a *sleep transistor* is added between actual ground rail and circuit ground (called *virtual ground*). This device is turned-off in the sleep mode to cut-off the leakage path. It has been shown that this technique provides a substantial reduction in leakage at a minimal impact on performance

Power gating technique uses high V_t sleep transistors which cut off VDD from a circuit block when the block is not switching. The sleep transistor sizing is an important design parameter. This technique, also known as MTCMOS, or Multi-Threshold CMOS reduces stand-by or leakage power, and also enables Iddq testing.

Power gating affects design architecture more than clock gating. It increases time delays as power gated modes have to be safely entered and exited. Architectural trade-offs exist between designing for the amount of leakage power saving in low power modes and the energy dissipation to enter and exit the low power modes. Shutting down the blocks can be accomplished either by software or hardware. Driver software can schedule the power down operations. Hardware timer scan be utilized. A dedicated power management controller is another option. An externally switched power supply is a very basic form of power gating to achieve long term leakage power reduction. To shut off the block for small intervals of time, internal power gating is more suitable. CMOS switches that provide power to the circuitry are controlled by power gating controllers. Outputs of the power gated block discharge slowly. Hence output voltage levels spend more time in threshold voltage level. This can lead to larger short circuit current.

Power gating uses low-leakage PMOS transistors as header switches to shut off power supplies to parts of a design in standby or sleep mode. NMOS footer switches can also be used as sleep transistors. Inserting the sleep transistors splits the chip's power network into a permanent power network connected to the power supply and a virtual power network that drives the cells and can be turned off.

The quality of this complex power network is critical to the success of a power-gating design. Two of the most critical parameters are the IR-drop and the penalties in silicon area and routing resources. Power gating can be implemented using cell- or cluster-based (or fine grain) approaches or a distributed coarse-grained approach.

International Journal for Research in Applied Science & Engineering Technology (IJRASET)




Fig1: Power Gated Circuits

II. POWER-GATING PARAMETERS

Power gating implementation has additional considerations for timing closure implementation. The following parameters need to be considered and their values carefully chosen for a successful implementation of this methodology.

A. Power Gate Size

The power gate size must be selected to handle the amount of switching current at any given time. The gate must be bigger such that there is no measurable voltage (IR) drop due to the gate. As a rule of thumb, the gate size is selected to be around 3 times the switching capacitance. Designers can also choose between header (P-MOS) or footer (N-MOS) gate. Usually footer gates tend to be smaller in area for the same switching current. Dynamic power analysis tools can accurately measure the switching current and also predict the size for the power gate.

B. Gate Control Slew Rate

In power gating, this is an important parameter that determines the power gating efficiency. When the slew rate is large, it takes more time to switch off and switch-on the circuit and hence can affect the power gating efficiency. Slew rate is controlled through buffering the gate control signal.

C. Simultaneous Switching Capacitance

This important constraint refers to the amount of circuit that can be switched simultaneously without affecting the power network integrity. If a large amount of the circuit is switched simultaneously, the resulting "rush current" can compromise the power network integrity. The circuit needs to be switched in stages in order to prevent this.

D. Power Gate Leakage

Since power gates are made of active transistors, leakage reduction is an important consideration to maximize power savings.

E. Fine-Grain Power Gating

Adding a sleep transistor to every cell that is to be turned off imposes a large area penalty, and individually gating the power of every cluster of cells creates timing issues introduced by inter-cluster voltage variation that are difficult to resolve. Fine-grain power gating encapsulates the switching transistor as a part of the standard cell logic. Switching transistors are designed by either the library IP vendor or standard cell designer. Usually these cell designs conform to the normal standard cell rules and can easily be handled by EDA tools for implementation. The size of the gate control is designed considering the worst case scenario that will require the circuit to switch during every clock cycle, resulting in a huge area impact. Some of the recent designs implement the fine-grain power gating selectively, but only for the low V_t cells. If the technology allows multiple V_t libraries, the use of low V_t devices is minimum in the design (20%), so that the area impact can be reduced. When using power gates on the low V_t cells the output must be isolated if the next stage is a high V_t cell. Otherwise it can cause the neighboring high V_t cell to have leakage when output goes to an unknown state due to power gating. Gate control slew rate constraint is achieved by having a buffer distribution tree for the control signals. The buffers must be chosen from a set of always on buffers (buffers without the gate control signal) designed with high V_t cells. The inherent difference between when a cell switches off with respect to another, minimizes the rush

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

current during switch-on and switch-off. Usually the gating transistor is designed as a high V_t device. Coarse-grain power gating offers further flexibility by optimizing the power gating cells where there is low switching activity. Leakage optimization has to be done at the coarse grain level, swapping the low leakage cell for the high leakage one. Fine-grain power gating is an elegant methodology resulting in up to 10 times leakage reduction. This type of power reduction makes it an appealing technique if the power reduction requirement is not satisfied by multiple V_t optimization alone.

F. Coarse-Grain Power Gating

The coarse-grained approach implements the grid style sleep transistors which drives cells locally through shared virtual power networks. This approach is less sensitive to PVT variation, introduces less IR-drop variation, and imposes a smaller area overhead than the cell- or cluster-based implementations. In coarse-grain power gating, the power-gating transistor is a part of the power distribution network rather than the standard cell.

There are two ways of implementing a coarse-grain structure:

- 1) *Ring-Based*: The power gates are placed around the perimeter of the module that is being switched-off as a ring. Special corner cells are used to turn the power signals around the corners.
- 2) *Column-Based*: The power gates are inserted within the module with the cells abutted to each other in the form of columns. The global power is the higher layers of metal, while the switched power is in the lower layers.

Gate sizing depends on the overall switching current of the module at any given time. Since only a fraction of circuits switch at any point of time, power gate sizes are smaller as compared to the fine-grain switches. Dynamic power simulation using worst case vectors can determine the worst case switching for the module and hence the size. The IR drop can also be factored into the analysis. Simultaneous switching capacitance is a major consideration in coarse-grain power gating implementation. In order to limit simultaneous switching, gate control buffers can be daisy chained, and special counters can be used to selectively turn on blocks of switches.

III. POWER GATING FOR DELAY REDUCTION




Fig2: Device without Power gating.




Fig3: Device with Power gating with reduced area & Power using clustering network formation.

This work presented a logic clustering based solution to the problem of controlling/optimizing the power gating parameters. The key design considerations in the power mode transitions are minimizing the wakeup delay, the peak current, and the total size of sleep transistors. This work analyzed the relations between the three parameters, and solved the problem of finding logic clusters and their wakeup schedule that minimize the wakeup delay while satisfying the peak current and performance loss constraints.

International Journal for Research in Applied Science & Engineering Technology (IJRASET)




Fig4: Sleepy stack




Fig5: Dual Sleep Method

International Journal for Research in Applied Science & Engineering Technology (IJRASET)




Fig6: Dual Stack Approach

A variation of the sleep approach, the zigzag approach, reduces wake-up overhead caused by sleep transistors by placement of alternating sleep transistors assuming a particular pre-selected input vector [6]. Another technique for leakage power reduction is the stack approach, which forces a stack effect by breaking down an existing transistor into two half size transistors [7]. The divided transistors increase delay significantly and could limit the usefulness of the approach. The sleepy stack approach (Fig. 2) combines the sleep and stack approaches [2, 3]. The sleepy stack technique divides existing transistors into two half size transistors like the stack approach. Then sleep transistors are added in parallel to one of the divided transistors. During sleep mode, sleep transistors are turned off and stacked transistors suppress leakage current while saving state. Each sleep transistor, placed in parallel to the one of the stacked transistors, reduces resistance of the path, so delay is decreased during active mode. However, area penalty is a significant matter for this approach since every transistor is replaced by three transistors and since additional wires are added for S and S', which are sleep signals. Another technique called Dual sleep approach [8] (Fig. 3) uses the advantage of using the two extra pull-up and two extra pull-down transistors in sleep mode either in OFF state or in ON state. Since the dual sleep portion can be made common to all logic circuitry, less number of transistors is needed to apply a certain logic circuit.

The differences between these three power gating techniques are checked by designing a flip-flop's then simulated using the tools and snapshots are given below. As flip-flops are most commonly used in all the digital circuits it is much needed to make the flip-flops much power efficient than all other devices. In this Part we are designing the low power flip-flops by reducing the power using power gated technology. The new flip-flop design's using Dual Stack method is shown below. The dual stack method has noise efficiency & power efficiency than normal flip-flops.




Fig7: Conventional CDMFF Flip-flop using Power Gated Circuits

International Journal for Research in Applied Science & Engineering Technology (IJRASET)




Fig 8: SCCER Flip-Flop using Power Gated Circuits

IV. TABULATION RESULTS

Type	Area	Power
CDMFF	390um	0.271mW
CDMFF with Dual Stack	630um	0.185mW
SCCER	380um	6.929uW
SCCER with Dual Stack	704um	3.297uW

Thus the Dual stack method shows much reduced power than all the circuits. But the area constraints have been considerably increased. But using scaling techniques we can improve the area constraints.

V. CONCLUSION

In nanometre scale CMOS technology, sub threshold leakage power consumption is a great challenge. Although previous approaches are effective in some ways, no perfect solution for reducing leakage power consumption is yet known. Therefore, designers choose techniques based upon technology and design criteria. In this paper, we provide novel circuit structure named "Dual stack" as a new remedy for designers in terms of static power and dynamic powers. Unlike the sleep transistor technique, the dual stack technique retains the original state. The dual stack approach shows the least speed power product among all methods. Therefore, the dual stack technique provides new ways to designers who require ultra-low leakage power consumption with much less speed power product. Especially it shows nearly 50-60% of power than the existing normal or conventional flip-flops. So, it can be used for future integrated circuits for power & area Efficiency.

REFERENCES

- [1] M. Powell, S.-H. Yang, B. Falsafi, K. Roy and T. N. Vijaykumar, "Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep submicron Cache Memories," Proc. of International Symposium on Low Power Electronics and Design, pp. 90-95, July 2000.
- [2] J.C. Park, V. J. Mooney III and P. Pfeifferberger, "Sleepy Stack Reduction of Leakage Power," Proc. of the International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 148-158, September 2004.
- [3] J. Park, "Sleepy Stack: a New Approach to Low Power VLSI and Memory," Ph.D. Dissertation, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2005. [Online]. Available <http://etd.gatech.edu/theses>.

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

- [4] S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu and J. Yamada, "1-V Power Supply High-speed Digital Circuit Technology with Multithreshold-Voltage CMOS," IEEE Journal of Solid-State Circuits, vol. 30, no. 8, pp. 847–854, August 1995.
- [5] N. Kim, T. Austin, D. Baauw, T. Mudge, K. Flautner, J. Hu, M. Irwin, M. Kandemir and V. Narayanan, "Leakage Current: Moore's Law Meets Static Power," IEEE Computer, vol. 36, pp. 68–75, December 2003.
- [6] K.-S. Min, H. Kawaguchi and T. Sakurai, "Zigzag Super Cut-off CMOS (ZSCCMOS) Block Activation with Self-Adaptive Voltage Level Controller: An Alternative to Clock-gating Scheme in Leakage
- [7] N. Karmakar, M. Z. Sadi, M. K. Alam and M. S. Islam, "A novel dual sleep approach to low leakage and area efficient VLSI design" Proc. 2009 IEEE Regional Symposium on Micro and Nano Electronics (RSM2009), Kota Bharu, Malaysia, August 10-12, 2009, pp. 409-414.
- [8] Avant! Corporation, <http://www.avanticorp.com>
- [9] <http://www.eas.asu.edu/~ptm/>
- [10] J. Shin and T. Kim, "Technique for transition energy-aware dynamic voltage assignment," IEEE Trans. Integr. Circuits Syst. II, Exp. Briefs, vol. 53, no. 9, pp. 956–960, Sep. 2006.
- [11] W. Cheol and T. Kim, "Optimal voltage allocation techniques for dynamically variable voltage processors," ACM Trans. Embedded Comput. Syst., vol. 4, no. 1, pp. 211–230, Feb. 2005.
- [12] T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," in Proc. IEEE/ACM Int. Symp. Low Power Electron. Des., 1998, pp. 197–202.
- [13] F. Fallah and M. Pedram, "Standby and active leakage current control and minimization CMOS VLSI circuits," IEICE Trans. Electron., vol. E88-C, no. 4, pp. 509–519, 2005.
- [14] J. Friedrich, B. McCredie, N. James, B. Huott, B. Curran, E. Fluhr, G. Mittal, E. Chan, Y. Chan, D. Plass, S. Chu, H. Le, L. Clark, J. Ripley, S. Taylor, J. Dillullo, and M. Lanzerotti, "Design of the Power6 microprocessor," in Proc. IEEE/ACM Int. Solid-State Circuits Conf., Feb. 2007, pp. 96–97.
- [15] S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V power supply high-speed digital circuit technology with multi-threshold voltage CMOS," IEEE J. Solid-State Circuits, vol. 30, no. 8, pp. 847–854, Aug. 1995.
- [16] J. Kao, A. Chandrakasan, and D. Antoniadis, "Transistor sizing issues and tool for multi-threshold CMOS technology," in Proc. IEEE/ACM Des. Autom. Conf., 1997, pp. 409–414.
- [17] D. Chiou, S. Chen, S. Chang, and C. Yeh, "Timing driven powergating," in Proc. IEEE/ACM Des. Autom. Conf., 2006, pp. 121–124.
- [18] A. Sathanur, L. Benini, A. Macii, E. Macii, and M. Poncion, "Multiple power-gating domain (multi-vgnd) architecture for improved leakage power reduction," in Proc. IEEE/ACM Int. Symp. Low Power Electron. Des., 2008, pp. 51–56.
- [19] F. Li and L. He, "Maximum current estimation considering power gating," in Proc. IEEE/ACM Int. Symp. Low Power Electron. Des., 2001, pp. 409–414.
- [20] H. Jiang and M. Marek-Sadowska, "Power gating scheduling for power/ground noise reduction," in Proc. IEEE/ACM Des. Autom. Conf., 2008, pp. 980–985.
- [21] S. Kim, S. Kosonocky, and D. Knebel, "Understanding and minimizing ground bounce during mode transition of power gating structures," in Proc. IEEE/ACM Int. Symp. Low Power Electron. Des., 2003, pp. 22–25.
- [22] Y. Chen, D. Juan, M. Lee, and S. Chang, "An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des. 2007, pp. 779–782.
- [23] C. Long and L. He, "Distributed sleep transistor network for power reduction," in Proc. IEEE/ACM Des. Autom. Conf., 2003, pp. 181–187.
- [24] A. Abdollahi, F. Fallah, and M. Pedram, "An effective power mode transition technique in MTCMOS circuits," in Proc. IEEE/ACM Des. Autom. Conf., 2005, pp. 37–42.
- [25] M. Anis, S. Areibi, M. Mahmoud, and M. Elmasry, "Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique," in Proc. IEEE/ACM Des. Autom.



10.22214/IJRASET



45.98



IMPACT FACTOR:
7.129



IMPACT FACTOR:
7.429



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24*7 Support on Whatsapp)