



iJRASET

International Journal For Research in
Applied Science and Engineering Technology



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 2

Issue: IV

Month of publication: April 2014

DOI:

www.ijraset.com

Call: ☎ 08813907089

E-mail ID: ijraset@gmail.com

Single Electron Transistor Based IC Architecture Design for Car Intrusion Prevention: A Case Study

Jayanta Gope^{#1}, Aloke Raj Sarkar^{#2}, Santanu Kola^{*3}, Sutanu Payra^{#4}

^{#1} Department of Electronics and Communication Engg., Camellia School of Engg. and Technology, W.B, India

^{#2*3 & 4} Department of Electrical Engineering, Camellia School of Engineering and Technology, West Bengal, India

Abstract— Single Electronics, a fascinating technology is a novel alternative of conventional electronics in post CMOS era. This emerging field is rapidly getting attention both in fabrication oriented empirical study and logical modelling; all from the point of view of consumer electronics. Single electronics uses the tunnelling effect of single electron alone to represent binary data values. Another unique character is that it requires much less power than conventional technologies while operating at much higher speed. Several such merits of the single electron transistor made devices have been cited in referred journals. Thus undoubtedly Single Electron Transistor (SET) has the potentiality to usher innumerable applications in modern technological progression. Present day only a few Researchers took the pain to emphasize SET in security systems, although industrial production requires deep research further. Moreover, ample study revealed the art of employing SET in next generation consumable electronics because of its unique decision making capabilities which in turn has now discovered greater impact in extending the boundary of its acceptance to human world. Here in the present work, we have articulated a case study of modelling a SET based on-chip car intrusion prevention IC.

Keywords— Single Electron Transistor, Coulomb Blockade, Tunnelling of Electrons, e-beam Lithography, device modelling

I. INTRODUCTION

Much before the dawn of 21st century Scientists categorically acknowledged the 'More Than Moore' technology to replace FET based large scale integrated circuits. This attributed post CMOS era envisaged the demand of low power consuming nano dimensional device which developed numerous scopes for newer technologies in the field of nanodevice research. Apparently, several nano devices were empirically demonstrated in research labs world wide and got reported in reputed scientific publications [1-6]. Among all other significant conceptions, Quantum Electronics technology, Single Electronics technology and Spintronics technology are mostly accredited because of their higher practicability in today's existing research environment. Device fabrication techniques with its unmatched revolution from old

age process to the present day advanced e-beam lithography technique ensured that intensive device scaling down leads to novel nanotechnology innovations without compromising any performance criteria. This has predominantly increased the quest of consumers to integrate higher number of applications in one tiny platform; thereby amplifying the possibility of incorporation of nanotechnology in industrial production.

Fulton and Dolan empirically demonstrated the formation of SET by keeping two layers of aluminium that are evaporated in-situ from two angles through the same suspended mask formed by direct e-beam writing [7]. David Berman et al, in 1997 for the first time used beam energy of 40 keV and a current of 20 pA to produce a beam diameter of 20 nm [8]; it is considered as a major success in

INTERNATIONAL JOURNAL FOR RESEARCH IN APPLIED SCIENCE AND ENGINEERING TECHNOLOGY (IJRASET)

SET research. Ken Uchida, et al., reported a compact, physical, analytical SET model for real time application of SET circuits in 2000 [9]. The uniqueness lies in the orthodox theory of 'correlated single-electron tunnelling' and the 'steady-state master equation method' that got incorporated in the designed model. Yong Yang et al, in 2005 [10], Qiliang Li, et al, in 2007 [11],

Jun Hyuk Cheon et al. in 2009 [12], reported the formation of high quality SETs at room temperature having greater Coulomb Staircase. Further it was found that from the very inception of Single electron device research, Researchers have been hard pressing the consequences of back ground charge and room temperature operational problem. Besides fabrication oriented experimental device research several simulation oriented research publications caught much attention. C. Wasshuber designed SIMON simulator based on Monte-Carlo technique [13]. But this was not all.

The necessity to design SET based logic circuits with its simulation besides fabrication oriented research show tremendous impact to replace present day CMOS technology in near future. Eminent Researchers have comprehended this importance and thus have now stirred their focus on realizing application oriented SET design. Undoubtedly, it is a much new approach and very few of the Researchers have tried their hands in this sector. Employing SET technology in real life applications is not only thrilling but also a challenging field to explore. Accomplishment of SET logic devices for real time circuit realization is still lagging far behind; even though it is a rising field of low dimensional device structure oriented research that has opened a new horizon for present and future device application. In the present day to deal with the desire of low power consuming high speed nano

devices, Researchers now consider that it is a high time to initiate broader research related to application areas of SET such as Logic Gates, Memories and many more [14-18]. Presuming such, here the focus of the authors were much centered on designing low power consuming, portable, nano dimensional new generation extremely efficient SET based car security IC designs that are to be incorporated for mass production.

II. A BRIEF BUT ANALYTICAL VIEW OF SET STRUCTURE

An The device structure of SET is analogous to the FET having three terminals; i.e., the outside terminal of each tunnel junction namely the source and drain, and the "gate" terminal which remains capacitively coupled to the node between the two tunnel junctions. The capacitor operates like a third tunnel junction, however it is much thicker than the others ensuring that no electrons can tunnel through it; the schematic view is shown in Fig1. The capacitor provides the path of setting the electric charge on the Coulomb Island.

This Coulomb Island is one of the most interesting units of the SET structure. Study revealed that the blocking state, also referred as the Coulomb Blockade state holds the accessible energy levels at much higher range than the tunnelling range of the electron on the source contact. All energy levels on the island here are occupied with lower energy electrodes. The customary is to apply positive voltage to the gate electrode; thereby the energy levels of the island electrode are lowered. The three pre-conditions to achieve the Coulomb Blockade are

1. The bias voltage (V_{bias}) is supposed to be lower than the elementary charge (e) divided by the self-capacitance (C) of the island, i.e., $V_{\text{bias}} < e/C$.

INTERNATIONAL JOURNAL FOR RESEARCH IN APPLIED SCIENCE AND ENGINEERING TECHNOLOGY (IJRASET)

2. The thermal energy that lies close to the source contact along with the thermal energy in the island is denoted by $k_B T$; it is required to be lower than the charging energy, i.e., $k_B T < e^2 C$.

3. The tunnelling resistance R_t needs to be higher than (h/e^2) (derived from Heisenberg's uncertainty principle).

In conventional methodology it is observed that by neglecting all the effects of thermal and other forms of energy, the only energy source available is the bias voltage V_{bias} . If the said V_{bias} is considerably smaller than the threshold voltage V_{th} which is also identical to e/C (i.e., $V_{th}=e/C$), then no electron can tunnel in as the available energy as it is not enough to charge the island. This condition is labelled as Coulomb Blockade. With incremented V_{bias} , the electrons will occupy the granule with one, then two and continue in this mode; this marks a stair case like characteristics as shown in Fig. 2 [19,20].

Investigations showed that tunnelling of an electron occurs from one point of a tunnel junction to an opposite point of the tunnel junction, in this manner the charge distribution of that particular circuit changes. The basis of the tunnelling lies in the fact that we require Coulomb Energy E_C to charge an island with an electron where $E_C=e^2/(2C)>K_B T$, considering that C is the overall capacitance of an island and K_B is Boltzmann's constant ($K_B=1.38 \times 10^{-34}$ J/K). Now this Coulomb energy is typically greater than the available thermal energy; hence one can manipulate and control the movement of electrons by controlling the available energy supplied by voltage source as shown in Figure. 3.

The next fundamental issue under scanner is how a SET will operate: the solution lies in the structure

of the SET itself. The tunnelling occurs in the following way - if an electron comes at point 'A' and if the pulse $\Phi_{n-1} > 5mV$ is applied then the electron crosses the tunnel junctions (J1 and J3) to C or E as shown in Fig. 4. It consistently depends on whether the Coulomb energy [$E_C=e^2/(2C)$] along with the applied energy is greater than the potential height of the barrier energy of junction(s) J1 or J3. Based on this, the electron follows the path ABCD or ABEF following the pre condition that the signal $X_i > 5mV$ and the corresponding total energy i.e., Coulomb energy plus the applied energy is greater than static potential junction energy of J2 or J4. This path ABCD or ABEF is denoted profoundly to be '1'-branch or '0'-branch. Several Tunnel Junctions made Digital Logic Circuits are designed using the same tunnelling phenomena. Some SET based logic circuit synthesis is detailed below in Fig 5, 6 and 7, different SET based models based on this logical realizations have been reported in reputed journals [21-24]. The same SET logic circuits have been incorporated to design the car intrusion prevention IC in the subsequent section.

III. IC DESIGN OF SET BASED CAR INTRUSION PREVENTION

The architecture of SET based on chip logic IC circuit for car intrusion prevention is modelled in Fig.8. For simplification the circuit is parted in five segments. Simple motion sensors are fitted into the window pane. The motion sensors when activated passes signal to the corresponding nodes defined as V_{gA} , V_{gB} , V_{gC} and V_{gD} . We definitely argue that if the motion sensors can be built on the basis of nanosensor technology, the oriented circuit will be much more robust and competent. The critical issues like room temperature operation or background charge of the circuit require extensive study to make it ready for industrial production.

INTERNATIONAL JOURNAL FOR RESEARCH IN APPLIED SCIENCE AND ENGINEERING TECHNOLOGY (IJRASET)

The modus operandi of this circuit is quite fascinating as the logic behind its operation is very simple but effective and has less propagation delay. An alarm is connected in the rear end of the circuit of Fig.8, although such alarm connection could not be included in this work due to space limitation. Eventually the alarm is set ON only if the window of the car is broken or if it senses something moving inside the car but the car is not being towed or the engine is still not on. Ensuing to these conditions we have designed the SET based circuit providing output voltage $V_{out} = (V_{gB} + V_{gD}) \cdot (V_{gA} + V_{gC})$ to the alarm to set it ON. The tunnelling of electrons is originated when any of the above conditions become true. Then the Coulomb energy increases which provides the means to tunnel the electrons from V_{gA} to V_{g1} and similarly in other parts of the circuit. The V_{dd} in all the parts of the circuit are of same value to maintain uniformity of the simple structure. The contact areas are made short so as to increase the integration level of the circuit. The detailing of the circuit ponders over the issues like power dissipation, propagation delay, fastness and power consumption.

IV. MERITS OF THE PROPOSED MODELLING OF SET BASED CAR INTRUSION PREVENTION IC

The modelling of SET based car intrusion prevention IC was largely tested on Monte Carlo based simulation settings for its maximum exploitation. The proposed modelling of this SET based system considerably reduces power consumption but is efficient enough to provide result at a quicker speed. Accordingly, a very high-speed computation is indeed attained with this newly proposed SET configuration. The power dissipation for switching a single bit as shown in the table below is of few μW which is extensively lesser when compared to conventional CMOS

devices. With such ample distinguishing merits the SET designed circuit shows tremendous prospect of providing much more component density thereby reducing the future IC sizes. Besides, all other phenomenal individuality of SET circuit the model reflects its robustness than any conventional CMOS based circuit.

TABLE I
COMPARISON OF SET & CMOS PERFORMANCE

Sl. No	Circuit Name	Propagation Delay time / Gate	Faster times	Power dissipation / Gate	Consume Power
1	CMOS	12 ns	1	0.01 / 10-12 mW	1
2	SET	6 ns	2	$\sim 1 \mu W$	$1/10^3$

V. CONCLUSIONS

The Single Electron technology is built on the robust effects of the electronic charge discreteness. Its unmatched importance is also increased with size reduction. In this modeling single charge is efficiently incorporated to manipulate and control the correlated electron tunneling in small capacitance structure. Modern era that demands superiority in consumer electronics can be achieved only if advantageous power consumption technique can be adopted and if the size can be absolutely reduced for easy portability like considerations. In this scenario SET technology stands much ahead. Further the logical operations create greater prospect in future SET based Logic Circuits. Sophisticated mankind show a positive response in adopting several decision-making technologies and thus this quest has moved the Scientists and Researchers to devote themselves in hardware implementation of such technologies.

INTERNATIONAL JOURNAL FOR RESEARCH IN APPLIED SCIENCE AND ENGINEERING TECHNOLOGY (IJRASET)

ACKNOWLEDGMENT

We hereby acknowledge the kind technological and financial support provided by Prof. (Dr.) A. S. Chaudhury, Hon'ble Director of Camellia School of Engineering and Technology, West Bengal, India, to carry out this rigorous research.

REFERENCES

- [1] D.V. Averin and K.K. Likharev, "Single-electronics: Correlated transfer of single electrons and Cooper pairs in small tunnel junctions", in *Mesoscopic Phenomena in Solids*, ed. by B. Altshuler, P. Lee and R. Webb. Amsterdam: Elsevier, 1991, p. 173-271
- [2] S. M. K.K. Likharev, "Correlated discrete transfer of single electrons in ultra small tunnel junctions", *IBM J. Res. Devel.*, vol. 32, pp. 144-158, January 1988.
- [3] Yukinori Ono, Yasuo Takahashi, Kenji Yamazaki, Masao Nagase, Hideo Namatsu, Kenji Kurihara, and Katsumi Murase, "Fabrication Method for IC-Oriented Si Single-Electron Transistors" *IEEE TRANSACTIONS ON ELECTRON DEVICES*, VOL. 47, NO. 1, JANUARY 2000.
- [4] A. N. Korotkov, *Int. J. Electron.* 86, 511 (1999).
- [5] Mott, N. F., 1936a, "The electrical conductivity of transition metals," *Proc. R. Soc. London, Ser. A* 153, 699-717.
- [6] Mott, N. F., 1936b, "The resistance and thermoelectric properties of the transition metals," *Proc. R. Soc. London, Ser. A* 156, 368-382
- [7] T. A. Fulton and T. J. Dolan, *Phys. Rev. Lett.* 59,109(1987).
- [8] David Berman, Nikolai B. Zhitenev and Raymond C. Ashoori, Henry I. Smith, Michael R. Melloch, "Single-electron transistor as a charge sensor for semiconductor applications" *J. Vac. Sci. Technol. B* 15,,6..., Nov/Dec 1997.
- [9] K. Uchida, "Analytical single-electron transistor (SET) model for design and analysis of realistic set circuits," *Jpn. J. Appl. Phys.*, vol. 39, pp. 2321- 2324, 2000
- [10] Yong Yang, Masayuki Nogami, "Room temperature single electron transistor with two-dimensional array of Au-SiO₂ core-shell nanoparticles" Elsevier Ltd, *Science and Technology of Advanced Materials* 6 (2005) 71-75
- [11] Qiliang Li, Sang-Mo Koo, Monica D Edelstein, John S Suehle, and Curt A Richter: "Silicon nanowire electromechanical switches for logic device application" *Nanotechnology* 18 (2007) 315202 (5pp) IOP PUBLISHING, Online at stacks.iop.org/Nano/18/315202
- [12] Jun Hyuk Cheon, Seung Hyun Park, Moon Hyo Kang, Jin Jang, Sung Eun Ahn, Jeffrey Cites, Carlo Kosik Williams, and Chuan Che Wang "Ultrathin Si Thin-Film Transistor on Glass", *IEEE ELECTRON DEVICE LETTERS*, VOL. 30, NO. 2, FEBRUARY 2009
- [13] "SIMON- A Simulator for Single Electronics Devices and Circuits", Wasshuber, C. Kosina, H. Selberherr S., IEEE, September 1997, Vol.16 Issue 9, pages 937-944 ISSN0278-0070.
- [14] Kazuo et.al," Single-Electron Memory for Giga-to-Tera Bit Storage" Invited Paper, *PROCEEDINGS OF THE IEEE*, VOL. 87, NO. 4, APRIL 1999
- [15] M. M. Dasigenis, I. Karafyllidis and A. Thanailakis "A single-electron XOR gate", *Microelectronics Journal* Volume 32, Issue 2, February 2001, Pages 117-119
- [16] I.Tsimperidis, I. Karafyllidis and A. Thanailakis" A single-electron three input AND gate " *Microelectronics Journal* Volume 33, 2002, Pages 191-195
- [17] [4.96] Ken Uchida, Junji Koga, Ryuji Ohba, and Akira Toriumi "Programmable Single-Electron Transistor Logic for Future Low-Power Intelligent LSI: Proposal and Room-Temperature Operation", *IEEE TRANSACTIONS ON ELECTRON DEVICES*, VOL. 50, NO. 7, JULY 2003.
- [18] K. Degawa, T. Aoki, T. Higuchi, H. Inokawa, Y. Takahashi, "A single-electron-transistor logic gate family for binary, multiple-valued and mixed-mode logic", *IEICE Transactions on Electronics*, Volume E87-C, Issue 11, November 2004, Pages 1827-1836.
- [19] H. van Houten, C.W.J. Beenakker, and A.A.A. Staring, "Coulomb blockade oscillations in semiconductor nanostructures", in: *Single Charge Tunneling*, ed. by H. Grabert and M.H.Devoret. New York: Plenum, 1992, pp. 167-216.
- [20] H. Ishikuro, T. Fujii, T. Sarya, G. Hashiguchi, T. Hiramoto, and T. Ikoma, "Coulomb blockade oscillations at room temperature in a Si quantum wire MOSFET transistor fabricated by anisotropic etching on a SOI substrate", *Appl. Phys. Lett.*, vol. 68, pp. 3585- 3587, June 1996.
- [21] Jayanta Gope, et.al., "Single Electron Device Based Application Specific Integrated Circuit Design for Use in Stock Market" In *National Conference on Advanced Computing and Computer Networks (NCACCN 2007)*
- [22] J. Gope et.al., "Single electron device based string detector for the identification of Frame Delimiters in Data Transfer Protocols", *National Conference on Digital Information Management (NCDIM'07)*, 23-24th March 2007.
- [23] Jayanta Gope, et.al., "Single Electron Device Based Tea Vending Machine", *International Engineering and Technology (IETECH) Journal of Information Systems*, Vol-2; No:2, 2008, pp 046-051.
- [24] Jayanta Gope, et.al., "Cellular Automata Based Data Security Scheme in Computer Network using Single Electron Device" *Special Issue of IJCTT Vol.1 Issue 2, 3, 4; 2010 for International Conference [ACCTA-2010]*, 3-5 August 2010.

INTERNATIONAL JOURNAL FOR RESEARCH IN APPLIED SCIENCE AND ENGINEERING TECHNOLOGY (IJRASET)

VI. LIST OF FIGURES




Fig. 1 Schematic view of SET




Fig. 4 SET electron flow path




Fig. 2 Coulomb Staircase Structure




Fig. 5 SET based AND Gate Representation

INTERNATIONAL JOURNAL FOR RESEARCH IN APPLIED SCIENCE AND ENGINEERING TECHNOLOGY (IJRASET)




Fig. 3 SET Tunnelling Phenomena




Fig. 6 SET based OR Gate Representation



Fig. 7 SET based NOT Gate Representation

INTERNATIONAL JOURNAL FOR RESEARCH IN APPLIED SCIENCE AND ENGINEERING TECHNOLOGY (IJRASET)




Fig. 8 Internal Structure of SET based IC for Car Intrusion Detection and Prevention



10.22214/IJRASET



45.98



IMPACT FACTOR:
7.129



IMPACT FACTOR:
7.429



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24*7 Support on Whatsapp)