



# **iJRASET**

International Journal For Research in  
Applied Science and Engineering Technology



---

# **INTERNATIONAL JOURNAL FOR RESEARCH**

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

---

**Volume: 5      Issue: VIII      Month of publication: August 2017**

**DOI: <http://doi.org/10.22214/ijraset.2017.8100>**

**[www.ijraset.com](http://www.ijraset.com)**

**Call: ☎ 08813907089**

**E-mail ID: [ijraset@gmail.com](mailto:ijraset@gmail.com)**

# Analysis of Low Voltage Bulk-Driven High Swing Cascode Current Mirrors for Low Voltage Applications

P. Devendra Kumar<sup>1</sup>, D. Vijay Kumar<sup>2</sup>

<sup>1</sup>(M.Tech in VLSI & EMBEDDED SYSTEM DESIGN, Student), <sup>2</sup>Assistant Professor, Electronics and Communication Engineering Department

Velagapudi Ramakrishna Siddhartha Engineering College, Jawaharlal Nehru Technological University -Kakinada, Kanuru, Vijayawada, Andhra Pradesh

**Abstract:** Now a days Low voltage along with low power topologies of analog and mixed signal designs have gained enormous importance due to increased demand of portable devices. The bulk-driven technology is emerging as an important design technique to achieve intensifies performance in low voltage analog circuits. Low voltage self-biased high swing cascode current mirror employing bulk-driven nmos transistor is proposed and proposed circuit has to be simulated in cadence tool, and different current mirrors like wilson current mirror and triple cascode current mirror are implemented under bulk-driven technology and simulated in cadence tool, and the results are compared with the gate-driven technology.

**Keywords:** Bulk-Driven, High swing, cascode, current mirror, low voltage

## I. INTRODUCTION

From the last few decades the market for portable electronic systems such as a wireless Communication devices, and consumer electronics, etc. is continuously expanding day by day, So there is a improvement need for the development of low-voltage (LV) and low-power (LP) circuit techniques and system building blocks. Not only low-voltage but also low-power operation are of tremendous importance for advisable applications. The Low-voltage operation is demanded because it is desirable to use as less batteries as possible for size and weight considerations, It is necessary to ensure a reasonable battery lifetime so we use low power consumption technique. An important factor regarding analog circuits is that; the threshold voltages of future standard CMOS technologies are not expected to decrease much below what is available nowadays. The MOS transistor is a four terminal device; it is mostly used as a three terminal device because the bulk terminal is connected to the source terminal or to the drain terminal, to Vdd or to Vss. So, a large number of possible MOS circuits are overlooked; hence a good solution to overcome the threshold voltage is usage of the Bulk-driven technology. The principle of the Bulk-driven technology is that; the gate-source voltage is set to sufficient value to create an inversion layer for the MOSFET.

By applying an input signal to the bulk terminal of the MOSFET. By this way, the threshold voltage can be either reduced or removed from the signal path. The operation of the Bulk-driven MOS transistor is like a JFET i.e. a depletion type device, it can work under zero, negative, or even slightly positive biased conditions. That means the threshold voltage requirements are removed from signal path.

This paper proposes a low voltage self-biased high swing cascode current mirror (SHCCM) using bulk-driven technique having wider operating current range and higher bandwidth, and bulkdriven wilson current mirror and bulk-driven triple cascode current mirror and comparison of all results with gate driven current mirror results proving the bulkdriven technology works under low voltages and high range applications with high output impedance.




Fig. 1 current mirror circuit




Fig. 2 Basic current mirror circuit

## II. BASIC CURRENT MIRROR

Current mirror is a two port device, it is designed to generate a scaled replica of an input current at a high-impedance output node terminal. It keeps the output current constant regardless of loading. The major factors influencing the performance of a good current mirror are, its operating range, and bandwidth, output resistance and the minimum voltage drop required across input and output terminals of the current mirror circuit. This voltage drop is required to keep the transistors of the current mirror in saturation mode. In the above fig the source is connected to the ground so the two transistors M1 and M2 gate source voltages are same, because of diode connection the transistor M1 is in saturation region and to make the M2 in saturation region we have to take  $V_{GS} > V_{TH}$  and  $V_{DS} > V_{GS} - V_{TH}$ . If both transistors are in saturation region the same input current is passing through the drain terminal of the M2 transistor. Current equation in saturation region is:

$$I_D = \frac{1}{2} \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_{th})^2 \dots \dots \dots (1)$$

With channel length modulation effect:  $I_D = \frac{1}{2} \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_{th})^2 (1 + \lambda V_{ds}) \dots \dots \dots (2)$

## III. CASCODE CURRENT MIRROR

A cascode current mirror circuit is capable of producing an output current that is a direct function of an input current received by that device. The cascoded current mirror includes at least two portions connected together in a cascode manner. This feedback connection can, for example, be a buffering connection. Voltage signals are generated by this device that can be used to drive and control additional output stages. Each such additional output stage is capable of producing an additional output current. Regulated cascode technique greatly increases the D.C. gain of cascode amplifier without sacrificing speed or output swing. Regulated Cascode current mirror produces more constant results than other cascode current mirror structures, here the negative feedback concept is used. The cascode can improve the output impedance of the circuit.




Fig. 3(a) Cascode current mirror




Fig 3(b) self-biased cascode current mirror

Self biased cascode current mirror is used to achieve better matching current carecteristics at input and output nodes of the circuit.and it is also used to achive high output impedance. In this circuit the output resistance of the circuit is increased by a factor of  $g_m r_0$  where  $g_m$  is the transconductance and  $r_0$  is the output resistance of the circuit.

#### IV. BULK-DRIVEN CURRENT MIRROR

##### A. Simple Bulk-Driven Current Mirror

Bulk-driven techniques are applied to the mosfetonly that can be fabricated in its own separate well.The operation of the bulk-driven mosfet is much like a jfet. The conceptual schematic of the gate driven current mirror shown in fig 4(a). It consists of Q1,Q2cmostransistors and input current ( $I_{in}$ ) and  $I_{in}$  flows through Q1 transistor.  $I_{out}$  try to follow the Input current or reference current ( $I_{ref}$ ).Here the input signal is applied the bulk terminal instead of the gate terminal to lower the threshold voltage requirement. And at the gate terminal sufficient  $V_G$  applied to operate the mosfet in saturation region.




Fig 4(a) simple bulk-driven current mirror




Fig 4(b) self-biased bulk-driven cascode current mirror

##### B. Bulk-Driven Self-Biased Cascode Current Mirror

The proposed bulk-driven self-biased cascode current mirror shown in figure4(b). In this circuit a constant voltage  $V_{DC} > V_{TH}$  is applied at the gate terminal of the each mosfet, which enables the to be formed. And here the input signal is applied at the bulk terminal instead of the gate terminal so it forms an bulk-drain connection instead of the gate-drain connection. Since the requirement of the threshold voltage is removed from the signal path of the circuit.and voltage drop is lowered at the input and output terminals of the device, hence it makes the proposed circuit operate at lower supply voltages.In this circuit the gate voltage is fixed ir ensures the dependency of the mosfet current on bulk-drain voltage, based on the below equation 3(a).

$$I_D(sat) = \frac{\beta}{2} (V_{GS} - V_{T0} - \gamma \sqrt{2\phi_f - V_{bs}} + \gamma \sqrt{2\phi_f})^2 \dots\dots\dots 3(a)$$

$$\text{And } V_{ds} > V_{gs} - V_t$$

Where  $\beta = \mu_n C_{ox} \frac{W}{L}$ , and  $w/l$  is the aspect ratio of the transistor and  $\phi_f$  is the absolute fermi potential,  $V_{T0}$  is the zero bias threshold voltage and  $\gamma$  is the body effect coefficient.The current across the mosfet can be determined by the equation (3) for variation in potential  $V_{bs}$  and here the values of  $V_{bs}$  is less than the threshold voltages to ensure negligible bulk current in the circuit. The current mirror operation in the proposed circuit is implemented by constant bulk source potential M1 and M3 and same being copied at M2 and M4 transistors.

In bulk-driven circuits, due to channel formation, MOSFETs behave like JFET and become operative as soon as the power supply is switched ON. Due to the non-linear behavior of MOSFET at very low voltages themathematical equations become very difficult and do not give an exact statistical analysis results of the circuit. These effects can be compensated by choosing the aspect ratios of MOSFETs at the time of simulation using trial and error method. This mismatch of the aspect ratio of the transistor comared to mathematical equation leads to  $I_{out}$  shift compared to  $I_{in}$ . this can be over come by using the offset current in the output terminal it is in few milli ohms. The proposed nmos current mirror is based on p-well technology.



## V. WILSON CURRENT MIRROR

The Wilson current mirror that function well at all current levels from low range weak inversion region to strong inversion region. And these current mirrors can be operate at the low level power supply voltages and results a high output voltage swing with cascode type incremental of the output impedance.




Fig 5(a) wilsen current mirror

### A. Simple Wilsen Current Mirror

The Wilson current mirror gains a high incremental output resistance. Any increase in the output current due to an increase in the output voltage through output transistor's Early effect that is sensed by the simple current mirror circuit whose input is in series with the output of the transistor. This simple mirror feeds back the output current to the input node of the circuit, and reducing the gate voltage of the output transistor, thereby reducing its channel current and compensating the original current increase.

does not normally need to move by very much to compensate such variations of output current, if the output transistor enters its saturation region, the incremental output conductance increases to the point that it is comparable to the transistor's incremental transconductance gain. In this case, the input voltage will change by more than the output voltage in an attempt to compensate for changes in the mirror's output current. We shall take the output voltage at which the output transistor's incremental output conductance is on a par with its transconductance to be the Wilson mirror's *output compliance voltage*. If the output voltage drops below this level, the output current decreases precipitously to zero while the input voltage rises rapidly towards the positive power supply.




Fig.5(b) wilson current mirror with nmos




Fig 5 (c) bulk driven Wilson current mirror

$$I_D(\text{sat}) = \frac{\beta}{2} (V_{GS} - V_{To} - \gamma \sqrt{2\phi_f - V_{bs}} + \gamma \sqrt{2\phi_f})^2 \quad (4)$$

## VI. TRIPLE CASCODE CURRENT MIRROR

## VII. PROJECT OUTPUT WAVE FORMS




Fig 7.1 input vs output current variations of simple current mirror




Fig. 7.2 minimum input voltage required for the cascode current mirror




Fig. 7.3 Iin VS Iout of the self-biased bulkdriven cascode current mirror




Fig. 7.4 minimum input voltage required for the bulk-driven self-biased cascode current mirror




Fig. 7.5 Parametric analysis of proposed current mirror  $I_{out}$  VS different length of transistor




Fig. 7.6 Parametric analysis of proposed current mirror  $I_{out}$  VS different width of transistor




Fig. 7.7  $I_{out}$  VS  $V_{gs}$  for different values of  $V_{ds}$  of the proposed bulk-driven cascode current mirror






Fig. 7.8 minimum input voltage required for bulk-driven Wilson current mirror




Fig 7.9 Iin VS Iout of the bulk-driven triple cascode current mirror

Fig 7.10 magnitude and phase response of the triple cascode current mirror




Fig. 7.11 maximum cut off frequency of the triple cascode current mirror




Fig 7.12 magnitude and phase response of the bulk-driven Wilson current mirror

## VIII. CONCLUSION

The approach of bulk-driven self-biased high swing cascode current mirror and bulk-driven Wilson, bulk-driven triple cascode current mirror has been presented and compared with that of the gate-driven current mirrors. With this technique, the supply voltage can be reduced to make this technique compatible with the lower power supply requirement so the modern VLSI technology. The input voltage required in the proposed bulk-driven SHCCM and bulk driven Wilson current mirror and bulk-driven triple cascode current mirror is lower as compared to the conventional gate-driven current mirrors. The working of proposed SHCCM and bulk-driven Wilson current mirror and bulk-driven triple cascode current mirror has been shown at supply voltages as low as compared to conventional gate-driven SHCCM operates at less than 1V for the same technology. Moreover, the bandwidth and output resistance of the circuit were found to be higher than that of the conventional circuit.

### IX. COMPARISON TABLE OF ALL CURRENT MIRROR RESULTS

Current Mirror (C.M) Type	Min. i/p Voltage (V)	o/p Voltage (V)	o/p Resistance (K $\Omega$ )	Simulation Technology Used (nm)	No. of Transistors	Upper cut-off frequency (Hz)
Simple C.M	0.6	0.6	140	180	2	5 MHz
Cascode C.M	1.37	1.39	267	180	4	7 MHz
Self-biased Cascode C.M	0.77	0.65	139	180	5	7 MHz
Bulk-driven C.M	0.5	0.67	164	180	2	6 MHz
Bulk-driven self-biased cascode C.M	0.3	0.38	135	180	5	10 MHz
Wilson C.M	0.8	0.9	225	180	4	5 GHz
Bulk-driven Wilson C.M	0.47	0.85	203	180	4	7 GHz
Triple cascode C.M	2.45	2.3	255	180	6	6 GHz
Bulk-driven triple cascade C.M	1	1.1	243	180	6	30 GHz

### REFERENCES

- [1] B.J. Blalock, P.E. Allen, G.A. Rincon-Mora, Designing 1-V op amps using standard digital CMOS technology, IEEE Trans. Circuits Syst. Analog Digital Signal Process. 45 (1998) 769–78
- [2] J. Rosenfeld, M. Kozak, E.G. Friedman, A bulk-driven CMOS OTA with 68 dB DC gain, IEEE International Conference on Electronics, Circuits and Systems. (ICECS 2004) 5–8
- [3] J. Rosenfeld, M. Kozak, E.G. Friedman, A 0.8 V high performance OTA using bulk-driven MOSFETs for low power mixed-signal SOCs, IEEE International Conference on SOC. (2003) 245–246.
- [4] R. He, L. Zhang, Evaluation of modern MOSFET models for bulk-driven applications, 51st Midwest Symposium on Circuits and Systems. (MWSCAS (2008) 105–108.
- [5] Christian Je´sus B. Fayomi, M. Sawan, G. Roberts, Reliable circuit techniques for low-voltage analog design in deep submicron standard CMOS: a tutorial, Analog Integr. Circuits Signal Process. 39 (2004) 21–38
- [6] J.M. Carrillo, R. Perez-Aloe, J.M. Valverde, J.F. Duque-Carrillo, G. Torelli, Compact low-voltage rail-to-rail bulk-driven CMOS opamp for scaled technologies, European Conference on Circuit Theory and Design. (ECCTD 2009) 263–266.
- [7] J.M. Carrillo, G. Torelli, R. Perez-Aloe, J.F. Duque-Carrillo, 1-V rail-to-rail CMOS OpAmp with improved bulk-driven input stage, IEEE J. Solid-State Circuits 42 (2007) 508–517
- [8] Y. Haga, H. Zare-Hoseini, L. Berkovi, I. Kale, Design of a 0.8 V fully differential CMOS OTA using the bulk-driven technique, IEEE Int. Symp. Circuits Syst. 1 (2005) 220–223.
- [9] B. Aggarwal, M. Gupta, Low-voltage bulk-driven class AB four quadrant CMOS current multiplier, Analog Circuits Syst. Signal Proc. Mixed Signal Lett. 65 (2010) 63–169.





10.22214/IJRASET



45.98



IMPACT FACTOR:  
7.129



IMPACT FACTOR:  
7.429



# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24\*7 Support on Whatsapp)