



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 5 Issue: IX Month of publication: September 2017 DOI: http://doi.org/10.22214/ijraset.2017.9068

www.ijraset.com

Call: 🕥 08813907089 🔰 E-mail ID: ijraset@gmail.com



Implementation and Performance Analysis of OFDM Based DVB-T System Using Matlab and HDL Coder

Syed Gilani Pasha¹, Vinayadatt V Kohir²

¹Research Scholar, Visvesvaraya Technological University, Belagavi, Karnataka ²Professor, Dept. ECE, P.D.A College of Engineering, Gulbarga


Abstract: DVB-T is a most extensively use standard for terrestrial Television transmission in the world. The OFDM has advantages of high spectral efficiency and inherent robustness against channel fading so it is used in DVB-T system. We investigate the performance of the OFDM based DVB-T systems for 2k mode for 4-QAM in terms SNR, and BER under AWGN, Rayleigh and Rician channels using HDL coder with five input audio and video by simulation. In this research work, DVB-T is implemented first using MATLAB and then VHDL code is generated using HDL coder according to European telecommunications standards institute (ETSI), EN 300 744 standard. Reason for converting MATLAB to VHDL code is less power consumption, MATLAB simulation Validation and floating point to fixed point conversion accuracy. Synthesis and Simulation of OFDM based DVB-T in 2K mode have been carried out using Xilinx tool. Keywords: DVB-T, OFDM, VHDL, HDL Coder, SNR, BER

I. INTRODUCTION

Digital Video Broadcasting-Terrestrial (DVB-T) is one of the mainstream terrestrial transmission standard which employs terrestrial as transmission media for MPEG-2 (Moving Picture Expert Group) digital television signal[1][2]. The MPEG-2 is able to compress a Television (TV) programme from 270Mbit/s to only 5 or 6Mbit/sec while maintaining excellent quality characteristics. The DVB-T system uses orthogonal frequency division multiplexing (OFDM) to send out compressed digital audio signal, video signal and data through a MPEG transport stream. Transport stream refers to data stream containing video / audio /data programme/s to be carried from the generating/broadcasting equipment to the users/viewers [3] [4]. Fig.1 shows the block diagram of DVB-T physical layer. OFDM based DVB-T can be used for both stationery and mobile reception. Because of high data rate transmission capability and robustness to multipath delay features of OFDM, it is suitable for DVB-T application [5] [6]. OFDM is composed by several carries (2K=1705 carriers) equally spaced in frequency, each one is modulated separately using quadrature phase shift keying(QPSK) or quadrature amplitude modulation(QAM) and transmitted in the 8 MHz TV channel, so each carrier is 4462 Hz far from its neighbor[7].

In digital broadcasting, there are no vision and sound carriers, so the power for each carrier is the same. In digital TV transmitter (DVB-T) a single transmitter may be used to carry 4 (or more) video/audio/data programme channels. DVB-T standard allows mobile reception and Single Frequency Network operation. DVB-T system permit the efficient utilization of available radio frequency (RF) spectrum, resulting in superior sound/audio and image quality and the chance of adding high definition (HD) pictures services[8].

The rest of this paper is organized as follows. Section II describes the proposed model. Section III describes generating VHDL code is described in. Simulation results are discussed in section IV and conclusion is given in section V.







II. PROPOSED MODEL

First the proposed model code is written and simulated in MATLAB and the BER performance of OFDM based DVB-T system for 2k mode in terms Signal to Noise Ratio (SNR) and bit error rate (BER) under AWGN, Rayleigh and Rician channels with inputs audio and video signals is analyzed. Fig.2 shows the block diagram of the OFDM system simulation model. Table 1 gives the parameters of Non- Hierarchical DVB-T under 2K mode for 8 MHz channel used for simulation [9]. The parameters varied in the simulations are given below.

- A. Input: Five samples each for audio and video are used in the simulation to account the variations present due to compression techniques used and averages out the simulation limitation to a larger extent.
- *B.* The Signal to Noise Ratio (SNR) of input is varied from 0 to 40 dB in steps of 5dB.

After this the MATLAB code is converted into very high speed integrated circuit hardware description language (VHDL) code using HDL coder from MATLAB toolbox. Reason for converting MATLAB to VHDL (output observation) is less power consumption, MATLAB simulation Validation and floating point to fixed point conversion accuracy. The generated VHDL code is synthesized and simulated using Xilinx tool. The BER performance is analyzed. Also power consumption, execution time and conversion accuracy is analyzed. The generated VHDL code sticks to a clean HDL coding style that allows architects and designers to quickly customize the code if needed. The test bench feature increases confidence in the accuracy of the generated VHDL code and saves the time spent for implementation of test bench. HDL Coder validates the build with the proposed fixed-point types and generates a fixed-point design. HDL Coder simulates the fixed-point design with the original test bench compares the output to the original floating-point design output.

The main models used to verify the hardware design are i. Register transfer level (RTL) model ii. Technology schematic diagram model. Register transfer level (RTL) model provides the synthesizable HDL model and presents the efficient architectural level description of the algorithm implemented in an VHDL language. Technology schematic diagram model gives the representation of components of a system through abstract and graphic symbols.




Fig. 2 Block Diagram of the OFDM Simulation Model.

International Journal for Research in Applied Science & Engineering Technology (IJRASET)



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor:6.887

Volume 5 Issue IX, September 2017- Available at www.ijraset.com

III. GENERATING VHDL CODE USING HDL CODER

The Workflow Advisor in HDL Coder automatically converts MATLAB code from floating-point to fixed-point design and produces synthesizable VHDL code from MATLAB test script and function written for OFDM simulation model and also corresponding test bench is generated. The test bench with VHDL simulation tools is applied to drive the generated VHDL code and evaluate its performance. The generated VHDL code is optimized for hardware implementation. Fig.3 shows the flow Chart of HDL Coder Workflow. The steps involved in the generation of VHDL code from MATLAB is shown in Fig.4, Fig.5 Fig.6 and Fig.7. It is seen that using HDL coder .m file is successfully converted in .vhd file and by converting that .m file in .vhd file it is simple to analyze the hardware structure of generated module or it can be say that using HDL coder hardware analysis and Field-programmable gate array (FPGA) implementation can be successfully take place by generating a simple source code of MATLAB. So it can be concluded that the HDL coder generate an efficient way to convert floating point design of MATLAB code into fixed point design of VHDL code.




Fig.3 Flow Chart of HDL Coder Workflow.



Parameters	2K Mode
Elementary Period(T)	(7/64)µs
No. of carriers(K)	1705
Value of carrier number(K _{min})	0
Value of carrier number(K _{max})	1704
useful OFDM symbol period (T _u)	224 µs
Carrier spacing $(1/T_u)$	4464Hz
Spacing between carriers K _{min} and	
K_{max} [(K-1)/T _u]	7.61MHz
FFT/FFT length	$F_{\rm S} = 4096$
Simulation period	$Rs = 4f_c$
Carrier frequency	f _c =q/T
Allowed guard interval (Δ/T_u)	
	1/4 1/8 1/16 1/32
	512xT 256xT
Duration of guard interval (Δ)	56 μs 28μs
Duration of guard interval (Δ)	128xT 64xT
	14 μs 7 μs
	2560xT 2304xT
	280 µs 252µs
Total OFDM symbol period (duration)	2176xT 2112xT
$T_{s}=(\Delta+T_{u})$	238µs 231µs

Table 1 Parameters of Non- Hierarchical DVB-T [2]

HONE PLOTS APPS EDFO PLOTS APPS EDFO New Open Save Compare Comment % % % FILE EDFO	 	δ arch Decumentation ρ
🔹 🔶 🔃 💭 📕 🕨 E 🔸 PHD 🔸 Jilani_Pasha_OFDM 🔸 V	-	ې -
Name * ***** 10.wav 11.jpg 12.jpg 13.jpg 14.jpg 4.jpg 4.jpg 2.jpg 3.jpg 3.jpg 4.wag2.m 2.wag2.m 2.wag2.m 2.wag2.m 2.wag2.m 2.wag2.m 2.wag2.m 2.wag2.m 2.wag2.m	*** Textinitian x receivable x asynthm x + ** Toto generates com Toto generates com Toto generates y toto generates toto generates	Commed History PHOL Code Generation Commed History Physics enallogy (BER) Add the sense (1) (1987 (BD) '); Physics (BD) ');


Fig.4 Code Generation Project Creation



Workflow Advisor Define Input Types Wed Point Convension Select Code Generation Target		ater Compute Derived Ranges. •	Function: A anged 🔹 🔀	Contraction of the		Validata Types	Test Reterion •	2
IDL Code Generation IDL Verification		ATA COLLECTION	INVAGACIERI	TITE PROPOSA.		102.6	PICADON	144
CC Ventration (CC ventration) Verly with Cosimulation Verly with FPGA in the Leep	2 3 8 30 4 8 (2 5 8 38 6 7 8	<pre>p h1 = lim I = long(), Rep=1234; 4 to generate rand('twister') 4 generate the ran-randpern()</pre>	is cocos, o. 2672500000000 hils the integer values by "wey) f e random values in the	using the sep-123 ranfe 0 to 45534.	8.20475000	0500309,	0.1935000	0000
	particular in the		treation of the		-			-
	111 Ann 111 Ann				T. Karring	a secondaria	i mainvides.m	UNATE .

Fig.5 Fixed-Point Conversion Step of Workflow Advisor

Workflow Advisor - awgn3 prj		
Idi Woother Advier Dorfs begat Type Fusic Peer Conversion Select Code Generation Target Mic Code Generation Target Mic Code Generation Mic Code GenedGeneration Mic C	Generate synthesizable HDL code from the flared golds MATLAB code. Target Coding Style Clocks & Posts Optimizations Advanced Script Optims Generated Code Comments Compared ASTLAB source code as comments Generate sport Coding Standards HDL c	
	WHDE file networks	(0) () fin
	<pre>### MDG Conformance check complete with 0 errors, 0 warnings, and 0 messages. ### Working on awgn3_fingt_and_fingt_chil ### Generating Resource Villantion Report <u>resource_report.html</u> ### Elapsed Time: 2.7539 sec(s)</pre>	



		-10-140- 1
Verify the HDL code with test vectors from the test bench using the specified simulation tool.		
Output Settings Test Bench Options		
HOL Test Bench Generation Settings		
2 Geverate HOL test bench		
1071 Tart Barch San Julian Sattana		
Surveying these for a manufacture of the survey of the sur		
	Skip this Step	3 PR
### Degin TestDeach generation.		
### Begin HDL test bench file generation with logged samples		
### Generating test beach: awgnl_fixpt_th.thd		
### Creating stimulus vectors		
	Output Setting: Test Bench Options HCL Test Bench Generation Settings Consume HCL test bench HCL Test Bench Simulation Settings Simulate generated HCL test bench Simulation test Test Bengin TestBench generation. Warning: Data clipped when writing file. ### Begin SC test bench file generation with logged samples	Output Setting: TestBench Options HCL TestBench Generation Setting: @ Generate HCL test bench HCL TestBench Senulation Setting: @ Simulation Setting: Simulation tool No simulation test annihile on system path. * F808 Begin ToestBench generation. Norming: Data clipped when writing file. #86 Collecting data #80 Senseting test bench file generation with logged samples #88 Begins NDL test bench file generation with logged samples

Fig.7 Verify the HDL Code with Test Vectors from Test Bench Using the Specified Simulation Tool



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor:6.887 Volume 5 Issue IX, September 2017- Available at www.ijraset.com

IV. SIMULATION RESULTS & DISCUSSIONS

The proposed model simulation is carried out using Xilinx tool. The SNR is varied in between 0 to 40 dB. The implementation of VHDL code gives the RTL design and technology schematic view of code. Implementation results of proposed model in a VHDL indicate that the fixed-point design involves less hardware overhead, and achieves a maximum throughput. Finally, the performances of the fixed-point design are verified and simulation results demonstrate that the proposed fixed-point design provides an accuracy performance that is very close to that of floating-point (MATLAB) simulation counterpart.

A. Simulation of Audio signal.

The simulation is carried out using five different audio signals like as 'aaj', 'chaal', 'chal', 'chamak' and 'chouk' to obtain the performance analysis of the DVB-T system




Fig.8 Generated VHDL Code for Audio Signal Input




Fig.9 RTL Design

We see that by using HDL coder the floating point design of MATLAB code is efficiently converted into fixed point design of VHDL code. Also we see that HDL coder provides the elapsed time to execute the code and the generated VHDL code by HDL Coder from MATLAB function is portable, synthesizable as shown in Fig.8 and Fig.13.



International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor:6.887

Volume 5 Issue IX, September 2017- Available at www.ijraset.com




Fig.10 Technology View




Fig.11 Simulation Result of SNR and BER Values in Binary




Fig.12 Power Analysis Report



Fig.9 and Fig.15 shows RTL Design of proposed model. This Register transfer level (RTL) model provides the synthesizable HDL model and presents the hardware look of the generated VHDL code. Fig.10 and Fig.16 shows technology view of proposed model. This Technology schematic diagram model gives the representation of components of a system through abstract and graphic symbols.

BER performance is optimized using MATLAB code and we are concentrating on power consumption performance using HDL coder. We want to analyze whether MATLAB optimized code will consumes less power or more. Mostly it is based on the number of bits and added noise. Therefore any data can be converted into bits. Simulation stage is needed to observe the simulation waveform in terms of binary value. In VHDL simulation result, we see the BER value and SNR values in binary and Hex as shown in Fig.11 and Fig.17. Current output BER in Hex is 27d9 as shown in Fig.11. According to MATLAB code simulation the corresponding BER is 0.0014 and conversion of 27d9H is also 0.0014.

B. Simulation of Video Signals

The simulation is carried out using five different video signals like cat video, scenevideoclip, vipcolorsegmentation video, vipfly video and viplane video signals are used to obtain the performance analysis of the DVB-T.




Fig.13 Generated VHDL Code for Video Inputs






Fig.14 RTL Design



ISE Project Navigator (P.20131013) - D:\	PhD Phase -II\New F	hd codes\video\video\video.xise	- [Rayleigh1_fixpt (Tech1)]	
File Edit View Project Source		Window Layout Help		- 8 >
🗋 🆻 🖶 🕼 😓 🖌 🗅 🖻 🗙	IΩ (3 ×	🏓 🏓 🙉 🥦 🏓 🗟 🦳	68 0 9 N? > 2 x 💡	
)esign ↔ 🗆 🗗 🛪	R			
🍟 View: 💿 🎒 Implementa 🔿 🎆 Simula			Rayleigh1_fixpt	
Hierarchy			NO(120)	
i video □- ∅ xc3sd1800a-4fq676	**		M(1(120)	
🔲 🖨 🖾 xc3sd1800a-4fg676 🔤			a(2)(120)	
Rayleigh1_fixpt - rtl			8(3)(120)	
Rayleigh2_fixpt - rtl (Ra Rayleigh3 fixpt - rtl (Ra	12		6(4)(120)	
B. Daulatabet Gunt at (Da			8(5)(12(3)	
Rayleigh5 fixpt - rtl (Ra	OB		6(0)(10) 6(1)(10) 6(1)(10)	
awgn1_fixpt - rtl (awgr			6(5)(12:0)	
awgn2_fixpt - rtl (awgr awgn3 fixpt - rtl (awgr	(ii)		N(3)(12(3)	
< III +	191°		6(10)(12(3)	
			B(11(1120)	
No Processes Running	3 —		6(12)(12(12))	
C Processes: Rayleigh1_fixpt - rtl	<u>.</u>		6(12)(12)(12) 6(12)(12)(12) 6(12)(12)(12) 6(12)(12)(12) 6(12)(12)(12)(12) 6(12)(12)(12)(12)(12)(12)(12)(12)(12)(12)	
🚉 📃 🗵 Design Summary/Re	G		P(retX) 201 PretVer(18X(3)0)	
	0		6(16)(12)(2)	
User Constraints	13		wei2(120)	
View RTL Schem			dK	
View Technology	00		Ch_AVA2N	
			real	
Generate Post-Sy			Rayleigh1 fixpt	
Complement Design Complement Design Complement Design			Rayeigiti_inspi	
	-			
Design 🖺 Files 📢	🗵 🛛 Design S	ummary 🔝 😒 Rayleigh	1_fixpt (Tech1) 🔝 🗟 Rayleigh1_fixpt (RTL1) 📧	
/iew by Category				+□8>
Design Obje	cts of Top Level Blo	ck	Properties: (No Selection)	
Instances A Pins	*	Signals	Name Value	
- 💑 Rayleigh1_fixpt		-		
	1			
K Find in Files Results III View by Cate	gory			

Fig.15 Technology View








Fig.17 Simulation Results of SNR and BER Values in Binary



Fig.18, Fig 19 and Fig. 20 shows the device utilization summary and HDL resource utilization report.

Logic utilization	Used	Availabl	Utilizatio
		e	n
Number of 4 input LUTs	2317	33290	6%
Number of occupied slices	1266	16640	7%
Number of slices containing	1266	1266	100%
only related logic			
Number of slices containing	0	1266	0%
only unrelated logic			
Total number of 4 input	2499	33280	7%
LUTs			
Number used as logic	2317	-	-
Number used as logic as	182	-	-
route-thru			
Number of bonded ICBs	492	519	94%
Number of DSP 48As	84	84	100%
Average fanout of non -clock	192	-	-
nets			

Fig.18 Device Utilization Summary

Device Utilization Summary (estimated values)				
Logic Utilization	Used	Available	Utilization	
Number of Slices	1332	16640		8%
Number of 4 input LUTs	2464	33280		7%
Number of bonded IOBs	492	519		94%
Number of DSP48s	84	84		100%

Fig.19 Device Utilization Summary (estimated values)

Macro Statistics	
# Multipliers	: 51
14x14-bit multiplier	: 17
28x14-bit multiplier	: 17
42x14-bit multiplier	: 17

Fig 20 HDL Resource Utilization Report

V. CONCLUSION AND FUTURE WORK

In this research, first OFDM based DVB-T system is implemented using MATLAB and VHDL code is generated by means of HDL coder successfully. Synthesis and simulation is successfully carried out using Xilinx tool. It is observed that HDL coder offers the elapsed time to execute the code. The BER performance of the DVB-T system in 2k mode is analyzed for 4-QAM constellations using AWGN, Rayleigh and Rician channels with five different audio and video transmissions. In future work, Peak Average Power Ratio (PAPR) performance of DVB-T is proposed to be evaluated and suggest a PAPR reduction techniques like PTS (partial transmit sequence) and SLM (selected mapping) to improve performance.

International Journal for Research in Applied Science & Engineering Technology (IJRASET)



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor:6.887

Volume 5 Issue IX, September 2017- Available at www.ijraset.com

REFERENCES

- Ladebusch UWE, C A. Liss "Terrestrial DVB-T: A Broadcast Tech. for Stationary Portable & Mobile Use" Proc. of the IEEE, Volume-94, NO. 1, pp. 183-193 Jan 2006
- [2] ETSI TR 101, 154 V 1.4.1., "Digital Video Broadcasting: Implementation Guidelines for the use of MPEG-2 system, video and audio in satellite, cable and terrestrial broadcasting appl.," 2000-2007.
- [3] T.de. Couasnon. et al, "OFDM for Digital Television Broadcasting", Signal Processing Vol. 39, pp.1-32, 1994.
- [4] H. Sari, G. Karam, I. Jeanclaude, "Transmission techniques for digital terrestrial TV broadcasting," IEEE Commun. Mag., vol. 33, no. 2, pp. 10 0–109, Feb. 1995.
- [5] J. A. C. Bingham, "Multi carrier modulation for data transmission: An idea whose time has come", IEEE Comm.Magazine, volume.28, no. 5, pp.5-14, May-1990.
- [6] Y. Wu, W. Y. Zou, "OFDM: a multi-carrier modulation scheme, "IEEE Trans. on Consumer Elec., vol. 41, No. 3, pp. 392–399, Aug. 1995.
- [7] "Digital Video Broadcasting (DVB): Framing structure, channel coding and modulation for digital terrestrial television" European Telecommunications Standards Institute, ETSI EN 300 744 V1.5.1.2004
- [8] "Digital Video Broadcasting (DVB); Framing structure, channel coding and modulation for digital terrestrial TV", Final draft ETSI-EN 300 744 V1.6.1 (2008-09) European Standard (Telecommunications series).
- [9] S G Pasha, V V Kohir "Performance Analysis/study of OFDM based DVB-T system under AWGN, Rayleigh and Rician Channels" IJSRD, National Conference on ACC, pp:96-102 October 2016
- [10] S. R. Otto, J.P. Denier "An Introduction to Programming and Numerical Methods in MATLAB", Springer Verelag.
- [11] "Communications system toolbox reference "The Mathworks, Inc.2013
- [12] "HDL coder 1.5 user's guide", The Mathworks, Inc.2016.
- [13] http://www.xilinx.com/"ISE 9.1i Quick Start Tutorial"













45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24*7 Support on Whatsapp)