



# IJRASET

International Journal For Research in  
Applied Science and Engineering Technology



---

# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

---

**Volume: 6      Issue: IV      Month of publication: April 2018**

**DOI: <http://doi.org/10.22214/ijraset.2018.4060>**

**[www.ijraset.com](http://www.ijraset.com)**

**Call:  08813907089**

**E-mail ID: [ijraset@gmail.com](mailto:ijraset@gmail.com)**

# Robust Low Power 12T SRAM Cell Design based Full Adder using 120nm,90nm,65nm and 45nm Technologies

Syed Mohammad Imran Ali<sup>1</sup>, K. Divyasree<sup>2</sup>, L. Lakshmi Pravallika<sup>3</sup>, P. Sushma<sup>4</sup>, P.Nagashyam<sup>5</sup>  
<sup>1, 2, 3, 4, 5</sup> ECE, JNTUA

**Abstract:** *The plan of different standard SRAM topologies with various technologies has been composed and tested for power dissipation as for the different technologies. For this thought, distinct topologies viz. 6T, 7T, 8T, 9T, 10T and 12T SRAM cells have been taken into consideration. These cells are designed using 120nm, 90nm, 65nm and 45nm technologies. The point by point investigation about these cells functionality and their characteristic behaviour with the connected parameter of supply voltage is introduced. By utilizing DSCH software software the results of power dissipation with respect to various technologies are determined. Likewise their layouts were designed using Microwind software.*

## I. INTRODUCTION

With the exceptional ascent of VLSI manufacturers have given increase in densities of integrated circuits by reducing gadget geometries in the course of past decades.

These high density circuits has the drawback of powerlessness to power utilization despite the fact that they are giving high complexities. Likewise these circuits which consume more power has the inclination of run time disappointments for the dependability issues[1].

Major points impacting the need of low power configuration are expanding distinctive individualized computing devices viz. wireless communicating devices; smart cards, PDA's, digital pens , audio and video based multimedia products and so on particularly these devices and systems required rapid and complex designs and are constrained by the physical geometries of size and weight.

They are mainly subject to battery lifetime. Among every one of these contemplations the primary concern is memory outline, which is a integral part of these devices. What's more, if decreasing of power dissipation for these systems is accomplished, advance in the system crucial parameters of reliability, execution and along performance and device efficiency[2] can achieve. As the SRAM cells are incorporated by latch, the refresh operation isn't required to keep the data during power on condition in SRAM cells.

Every one of the systems like microprocessors, hand held gadgets, workstations have the cache memory which is outlined by SRAM cells due to its transistor favorable circumstances of giving quick exchanging and low power utilization. To store a single bit of data SRAM utilizes four transistors.

Those are shaped by cross-coupled inverters. The basic parameters of SRAM cells are the speed and furnishes multiple designs with the point of corrupting the power utilization during read write tasks of SRAM[3]. By considering this need, in this paper some standard SRAM cell outlines viz. 6T [4], 7T [5], 8T [6], 9T [7] and 10T [8] have taken and every one of these circuits are composed with the different nanometer technologies to test their behaviour and conduct under various conditions to comprehend their usefulness and to discover the reasons and chances for reducing power utilization.

This paper is sorted out as follows; the survey of various existing methods of SRAM cells about their functionality during read and write operations is displayed in section II. 12T SRAM cells and Full Adder using 12T SRAM cell characteristic behaviour as for the different technologies is exhibited as plots and given complete examination in section III, additionally given the insights about their area occupation as for their layout.

In section IV the simulation results of 12T SRAM cell and Full Adder using 12T SRAM cell is presented, which is followed by conclusion and future scope.

## II. LITERATURE SURVEY

### A. 6T SRAM




Fig 2.1: 6T SRAM schematic

During read pre-charge both bit lines to high at that point turn on word line. One of the two bit lines will be pulled down by the cell either BL (bit line genuine) or BLB (bit line complement) depending upon the stored data on internal nodes. A sense amplifies changes over the strange signal to a logic-level output. At that point, toward the finish of the read task BL releases and BLB remains high.

During write activity the WL line goes high and the BL is forced to either the positive supply voltage VDD (depending upon the data) over driving the data of the memory cell. During hold state the WL is held low and BL and BLB are left floating or driven to VDD.

### B. 7T SRAM




Fig2.2: 7T SRAM schematic.

Both WL and BL signals are turned on while M5 is kept ON. At the point when BL node is '0' the read way comprises of M6 and M4 as appeared in Figure 2.2 and acts like a regular 6T cell. At the point when BL node is '1' the read way comprises of M2, M1 and M3 which represent to read way. In this basic side the three transistors are associated in series which helps in diminishing the driving capacity of the cell unless these transistors are precisely sizes. The write activity begins by turning M1 off to cut-off the functional bit connection. BLB conveys compliment of the input data, M5 is turned on while M6 is kept off. The 7 SRAM cell looks like 2 cascaded inverters took after by inverter1. M5 transistor exchanges the data from BLB to its node which drives second inverter, BL node and M4 to create BL node to the cell data. So also BL drives inverter 1, BL node1 and M2 to create compliment of BL node which approaches BBL node if data is '0' and marginally higher that BBL node if data is 1. The WL is turned off and M1 is turned on to reconnect the function bit interface between the two inverters to stable store the new data.

C. 8T SRAM




Fig2.3: 8T SRAM schematic.

A dual port cell (8T-cell) is made by including two transistors. During read task gate of M7 was associated with node 1 and gate of M8 to node2. All things considered if Q='1' at that point BL will be released and node1='0', BLB will release. Along these lines, when the cell was storing logic '1' it gives logic '0' at the output. To overcome these issue nodes M7 and M8 are interchanged.

D. 9T SRAM




Fig2.4: 9T SRAM schematic.

During write activity WL is high; M5 and M6 are equivalent to "1". N1 and N2 are the nodes of which gets to transistors M5 and M6. M9 is low and no input voltage is given to RD (M9). Subsequently exchanging M7 and M8 are low. In the event that there is any change in M9 then M7 and M8 likewise changes. To write "0" in the SRAM cell the bit lines BL and BLB are releasing and charging then "0" is constrained through SRAM cell through M3. Simultaneously, to make "0" in N2 bit lines BL and BLB are charging and releasing.

During read task RD signal is high and WR is low. M9 will be in saturation, to store "1" in N1 the bit line BL is released through M7 and M9. To store "1", bit line BLB (M6) is released through M8 and M9. In the event that the transistors M5 and M6 are in cutoff mode N1 and N2 are totally isolated from the bit lines during read task.

E. 10T SRAM




Fig2.5: 10T SRAM schematic.



Figure 2.5 demonstrates the schematic of the 10T sub threshold bit cell. Write access to the bit cell happens through the write gate transistors. M5 and M6 transistors frame the write bit lines. Transistors M8 through M10 implement a buffer utilized for reading. Read gate to is single finished and happens on a different bitline, RBL, which is pre-charged in before readed gate to. The word line for read is different from the write wordline. One key preferred standpoint by isolating the read and write word lines and bit lines is that a memory utilizing this bit cell can have different read and write ports.

### III. PROPOSED METHOD

#### A. 12T SRAM




Fig3.1: 12T SRAM schematic.

In the 12T SRAM when we high the WL=1 then the data passes through the M2,M11,M12 and WR the operation is out4 at high as well as the out3 at high WL=1;BL=1 and RD=1 then the trans coupling ON and data tranmission possible at out3. When the WL=1 and RD=1 then both coupling half of the transistors ON and data transfer to the out4 side. When the BL=1 then the data transmission is possible only cross coupled transistor then the out3 data is high at that time BL=1 and BLB=1 then M11 is open than data possible at only one side than out3 high. The BLB=1 and WL=1 the data transmits only cross coupled transistor than out3 is high as well as BLB=0 and WL=1 the out3 is only high because trans coupled system. When WL=1 and WR=1 then the output out4 is high i.e, WL=1 then it directly transmit the data to M11 transistor as well as M12 as a WR=1 data. When WL=BL=RD=BLB=WR=1 then all data will be activated than the data transmittedd to the out3. When WL=BL=RD=BLB=WR=0 then the out3 is high. Here the data transmission possible only coupling transistor and supply.




Fig3.2: Output waveform of 12T SRAM.

The layout for the standard SRAM cell are designed using Microwind software. The respecctive input and output ports are metioned in the layout diagrams.




Fig3.3: Layout of 12T SRAM

The above figure shows the layout diagram of the 6T SRAM cell.

*B. Full Adder using 12T SRAM cell*



Fig3.4: Full Adder using 12T SRAM.

In the proposed system we are implementing SRAM with 12T transistor as well as with one Full Adder circuit. It is an asynchronous circuit. In that circuit we are giving 3 inputs and calculate Sum and Carry at the output side and it denoted as out3,digit2 and out4, digit1. When we are applying  $in1=1$  and  $in2=in3=0$  then the data transmits through upper circuit and data should be high at out4 and digit1=1; as well as we are applying  $in1=in2=1$  then the data transmitted through upper and lower circuit and produce the output at out3=1 and digit2=1 because it generated carry and that carry forwarded to next bit. We are applying all inputs are high i.e, 1 then data forwarded to upper and lower side and produce the output out3 and out4 side because when 3 input's high one full adder generated sum as well as carry so out3 and out4 are high.




Fig3.5: Output waveforms of Full Adder.




Fig3.6: Layout of Full Adder.

The above figure shows the layout diagram of the 7T SRAM cell.

#### IV. SIMULATION RESULTS

##### A. 120 nm Technology




Fig4.1: Power consumption of 12T SRAM




Fig4.2: Power consumption of Full Adder

##### B. 90 nm Technology




Fig4.3: Power consumption of 12T SRAM




Fig4.4: Power consumption of Full Adder

C. 65 nm technology




Fig4.5: Power consumption of 12T SRAM




Fig4.6: Power consumption of Full Adder




Fig4.7: Power consumption of 12T SRAM




Fig4.8: Power consumption of Full Adder



All these topologies are tested with various supply voltages and respective results are plotted as delay vs supply voltage.

SRAM topologies	120nm	90nm	65nm	45nm
6T	4.298	3.891	2.792	3.001
7T	4.815	3.279	3.085	2.466
8T	4.950	4.529	3.565	3.468
9T	6.955	5.511	4.407	3.368
10T	7.567	6.733	4.822	3.651
12T	21.288	16.680	8.685	8.649
Adder	31.211	21.181	13.223	9.018

Table 1: Power consumption of SRAM cell in various technologies

Form the above table it is cleared that as technology changes the value of delay is also increases. And it is indicated that as number of transistors are increases the delay is also varied proportionally.

### V. CONCLUSION

Some standard SRAM cells of 6T, 7T, 8T, 9T, 10T, 12T and Full Adder using 12T SRAM have taken and intended to test their behaviour and functionality with various technologies as for their benefits and bad marks. The detailed examination of these memory cells power consumption in various technologies of 120nm, 90nm, 65nm and 45nm technologies has talked about. And their layouts has additionally designed. For designing and simulation microwind software is used.

### VI. FUTURE SCOPE

This paper is limited to 45nm technology. Future work aims to more design for SRAM based under new technologies.

### REFERENCES

- [1] Jinhui Chen Clark, L.T. Tai-Hua Chen, "An Ultra Low Power Memory with a Subthreshold Power Supply Voltage," Solid State Circuits, IEEE Journal, vol.41, Oct 2006, Issue: 10, pp- 2344-2353.
- [2] Birla, Shilpi, et al., "Analysis of the data stability and leakage power in the various SRAM cells topologies," ANALYSIS 2.7 (2010): 2936-2944.
- [3] Priya, K. Gavaskar1 S, "Design Of Efficient Low Power 9t Sram Cell," International Journal of Engineering 2.1 (2013).
- [4] S.S.Rathod, S.Dasgupt, AshokSaxena, "Investigation of Stack as a Low Power Design Technique for 6-T SRAM cell," Proc. IEEE TENCON, Nov.18-21, Univ.of Hyderabad, 2008, pp 1-5.
- [5] Aly, R.E. Bayoumi, M.A., "Low-Power Cache Design Using 7T SRAM Cell," Circuits and Systems II: Express Briefs, IEEE Transactions, vol. 54 April 2007, Issue: 4, pp. 318-322.
- [6] Naveen Verma, Anantha P. Chandrakasan, "A 256kb 65nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy," Solid State Circuits, IEEE Journal, vol. 43, no. 1, Jan 2008, pp.141-150. [7]Liu, Zhiyu, and Volkan Kursun, "Characterization of a novel nine-transistor SRAM cell," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 16.4 (2008): 488-492.

## BIBLIOGRAPHY



Mr.S.MD.Imran Ali has pursued his B.Tech from SAFA College of Engg.& Tech, Kurnool and M.Tech from SKTMCE , Kondair. He worked as Assistant professor in SSCET and presently working in BITS. He has published 10 International Journals .His research areas of interest are VLSI for signal & Image processing, Wireless communications, Antenna design, Analog & Digital communications, Digital integrated circuit design.



. Mss K.Divyasree pursuing IV B.Tech from BITS-KNL in the department of ECE



Mss L.Lakshmi Pravallika pursuing IV B.Tech from BITS-KNL in the department of ECE



Mss P.Sushma pursuing IV B.Tech from BITS-KNL in the department of ECE



Mr. P.Nagashyam pursuing M.Tech in KVSR-KNL and working as Asst. Prof. in BITS-KNL in the department of ECE.



10.22214/IJRASET



45.98



IMPACT FACTOR:  
7.129



IMPACT FACTOR:  
7.429



# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24\*7 Support on Whatsapp)