



# IJRASET

International Journal For Research in  
Applied Science and Engineering Technology



# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

**Volume: 3      Issue: VI      Month of publication: June 2015**

**DOI:**

[www.ijraset.com](http://www.ijraset.com)

Call:  08813907089

E-mail ID: [ijraset@gmail.com](mailto:ijraset@gmail.com)

# Novel Switched-Capacitor Inverter Using Series/Parallel Conversion For 11-Level

Segu Vineela<sup>1</sup>, Bala Chennaiah S<sup>2</sup>

<sup>1</sup>PG Student [Power Electronics], <sup>2</sup>Assistant Professor, Dept. Of EEE  
 RGM CET, Kurnool, India

**Abstract**—In this paper Switched capacitor (SC) inverter is employed to amend high output voltage than the input voltage with minimal number of switches. A new series/parallel topology is proposed this require switches and capacitors only, without any inductors in the circuit. Here maximum output can be attained based on capacitor number. Switched-capacitor inverter on the whole enforced in electric vehicles, dispersed generation system. In this paper the operating principle, the simulation results with MATLAB/SIMULINK are shown for seven-level and eleven-level SC inverter.

**Keywords**— Charge pump, Multicarrier PWM, Multilevel inverter, Marx inverter, Switched Capacitor (SC).

## I. INTRODUCTION

In recent years electrical energy systems like electric vehicles (EVs), dispersed generation (DG) systems, are concentrated because of global environmental issues. Thus electric vehicles (EVs) are studied all over the world [1]-[6]. Grid connected DG systems and EVs requires an inverter to convert dc to ac. This SC inverter need not have any use of inductor which can make system smaller than the conventional two-stage unit which comprises of a boost converter and an inverter bridge. Boost converters or transformers are most often used in these systems, whenever the input voltage is smaller than that of the output voltage. Though the transformer or an inductor in boost converter makes the system large, the transformer and the inductor must have large and heavy magnetic cores to affirm heavy high power [5]. By planning against the issue a charge pump where the inductors are not present is employed to such systems [7]. With respect to switched capacitors a charge pump outputs a higher voltage than input voltage. Here when capacitors and input voltage sources are in parallel then the capacitors are charged and if several capacitors are connected in series with the input voltage source then capacitors gets discharged. Charge pump outputs the addition of voltages of the capacitors and the input voltage sources. But a charge pump comprises of more number of switching devices so that the system becomes complex. Due to complexity of the charge pump system switched capacitor have been used. The functioning of SC is similar to that of charge pump. A switched-capacitor (SC) inverter outputs multilevel voltages based on switched capacitor [8][9]. For reducing still more switches a new topology Marx inverter is used compared to SC inverter was proposed [10]. Based on the operation principle of Marx inverter it can be considered as SC inverter. This can overcome the limitations of most common multilevel inverter such as diode-clamped, capacitor-clamped and cascaded-inverter. SC inverter in this paper consists of a Marx inverter structure and an H-bridge due to which it gives larger output voltage than the input voltage by switching capacitors in series and in parallel. The harmonics of proposed inverter are reduced than that of multilevel inverter output.

## II. SWITCHED CAPACITOR INVERTER

Switched capacitor (SC) power converters are a subset of power converters with the help of only switches and capacitors this can efficiently convert one voltage to another voltage. SC comprises of different topologies, but topology employed here is series/parallel topology. Principle of this topology is based on capacitors, that is when several capacitors are in parallel with the input voltage source then the capacitors get charged and when they are in series with the input voltage source capacitors get discharged. Based on this principle the output voltage is increased than the input voltage.




Fig.1 Circuit topology of switched-capacitor inverter using series/parallel conversion for n-Level

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

### Circuit Description

Fig.1. represents circuit for n-level SC inverter. Whereas  $S_{ak}$ ,  $S_{bk}$ ,  $S_{ck}$  and  $(k=1,2,\dots,2n-2)$  are switching devices and capacitors  $C_k$  ( $k = 1,2,3,\dots,2n-1$ ). Inverter bridge has the switches  $S_1 - S_4$  also it has voltage source  $V_{in}$  as the input voltage source. It also consists of a low-pass filter is compiled of an inductor  $L$  and capacitor  $C$ . It comprises of  $2n-1$  number of capacitors and  $4n-1$  output voltage levels where  $(n=1,2,3,\dots)$ . Based on number of output levels the number of capacitor and switches are calculated.

### A. Operation Modes Of 7-Level Inverter

- 1) **Zero Voltage Level:** This mode of operation refers zero voltage level. Here switches  $S_2$  and  $S_4$  are turned on so that no current flows through the capacitors, due to this the voltage appear here is zero volts.
- 2)  **$V_{in}$  Voltage Level:** Switches turned on in this mode are  $S_1, S_4, S_{b1}, S_{c1}, S_{b2}, S_{c2}$ . As all the capacitors  $C_1, C_2$  and  $C_3$  are in parallel with voltage source, the capacitors are charged and store the energy. Appeared voltage level in this mode is  $V_{in}$ .
- 3)  **$2V_{in}$  Voltage Level:** Switches which are turned on in this mode are  $S_1, S_4, S_{a1}, S_{b2}$  and  $S_{c2}$ . Here  $C_1$  is in series with voltage source so that it gets discharged and  $C_3$  is in parallel with voltage source and is charged.
- 4)  **$3V_{in}$  Voltage Level:** In this mode of operation the switches turned on are  $S_1, S_4, S_{a1}$  and  $S_{a2}$ . Here the capacitors  $C_1, C_2$  and  $C_3$  are connected in series with the voltage source so that the capacitors start discharging and goes to off state.

There are number of modulation methods to drive multilevel inverters, they are multicarrier pulse width modulation (PWM) [3],[11], hybrid modulation [1],[3], space vector modulation, selective harmonic elimination method [3],[12]. Here, multicarrier PWM method is employed in proposed inverter.




Fig.2 Modulation method for the seven-level inverter

Operation modes for the seven-level inverter ( $n=2$ ) is described above and modulation method is shown in Fig.2. The switches  $S_1$  and  $S_2$  are driven by gate source voltage  $v_{GS1}$  and  $v_{GS2}$  respectively when time  $t$  satisfies  $0 \leq t < t_1$  from Fig.2. When the switches  $S_1$  and  $S_2$  are turned on alternately and other switches are maintained ON or OFF as shown in Fig.2. Thus, the states are switched alternately and bus voltage  $v_{bus}$  takes 0 or  $V_{in}$  from Fig.2. The switches  $S_{a1}, S_{b1}$  and  $S_{c1}$  are driven by the gate source voltages  $V_{GSa1}, V_{GSb1}, V_{GSc1}$  respectively which the time  $t$  satisfies  $t_1 \leq t < t_2$ . When the switches  $S_{a1}, S_{b1}$  and  $S_{c1}$  are switched alternatively the other switches are maintained ON or OFF state as shown in Fig.2. Thus, the states  $V_{in}$  and  $2V_{in}$  are switched alternately. The capacitor  $C_1$  is charged by the current  $-i_{C1}$ , then the proposed inverter can output the bus voltage  $V_{bus}$ . The  $V_{bus}$  voltage in the state of  $V_{in}$  is given as

$$V_{bus} = V_{in} + V_{C1} \tag{1}$$

Where,  $V_{C1}$  is the voltage of capacitor  $C_1$ .

From fig.2, the switches  $S_{a2}, S_{b2}$  and  $S_{c2}$  are driven by  $V_{GSa2}, V_{GSb2}$  and  $V_{GSc2}$  respectively when the time  $t$  satisfies  $t_2 \leq t < t_3$ . The switches  $S_{a2}, S_{b2}$  and  $S_{c2}$  are switched alternately the other switches are maintained ON or OFF state. Thus, the states  $2V_{in}$  and  $3V_{in}$  are switched alternately. The capacitor  $C_3$  is charged by the current  $-i_{C3}$ . The bus voltage  $V_{bus}$  in the state  $3V_{in}$  is given as

$$V_{bus} = V_{in} + V_{C1} + V_{C3} \tag{2}$$

Where,  $V_{C3}$  is the voltage of capacitor  $C_3$ .

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

After  $t = t3$ , all the four states explained above are repeated in turn.

TABLE 1: LIST OF ON-STATE SWITCHES ON EACH STATE FOR 7-LEVEL

Relationship between $e_s$ and $e_k$	On state switches	Ideal bus voltage
$e_s > e1$	S1, S4, Sa1, Sa2	$3V_{in}$
$e1 \geq e_s > e2$	S1, S4, Sa1, Sb2, Sc2	$2V_{in}$
$e2 \geq e_s > e3$	S1, S4, Sb1, Sc1, Sb2,	$V_{in}$
$e3 \geq e_s > e4$	Sc2	0
$e4 \geq e_s > e5$	S2, S4, Sb1, Sc1, Sb2,	$-V_{in}$
$e5 \geq e_s > e6$	Sc2	$-2V_{in}$
$e6 \geq e_s$	S2, S3, Sb1, Sc1, Sb2, Sc2 S2, S3, Sb1, Sc1, Sa2 S2, S3, Sa1, Sa2	$-3V_{in}$

Here, Table 1 represents the list of on-state switches for the seven-level inverter ( $n=2$ ) is driven with modulation method as shown in Fig.2. From Table 1 ideal bus voltage intends bus voltage on each state when  $V_{C1} = V_{C3} = V_{in}$ . Like conventional SC inverter, proposed inverter consists of full bridge which is connected to high voltage. Thus, device stress of the switches  $S_1 - S_4$  in full bridge is higher than that of other switches.

### III. 11-LEVEL SWITCHED-CAPACITOR INVERTER

#### A. Proposed Topology




Fig.3 Circuit diagram of 11-level switched capacitor inverter

Compared with seven-level inverter the eleven-level inverter consists of 4 blocks in the circuit as shown in Fig.3. Here it consists of 16 switches and 5 capacitors so that output voltage is still higher than that of seven-level. The list of on state switches is tabulated as shown in Table2. Operation of 11-level SC inverter for each voltage for positive cycle is described.

#### B. Modulation Technique

The employed modulation technique is that phase disposition pulse width modulation (PDPWM). In this PWM technique all the carriers are picked out of same phase. Carrier wave is represented from  $e1$  to  $e10$  and the reference wave is represented as  $e_s$  as shown in Fig.4. Based on number of levels the carriers are decided. As the proposed inverter is of eleven-level, 10 carriers are considered with a reference wave. The PDPWM is widely used strategy for multilevel inverters as it provides load voltage and current with lower harmonic distortion. The drive signals of all the switches are obtained by comparing the sinusoidal reference wave with respective triangular carriers.

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)




Fig.4 PDPWM Modulation Technique

### C. Operation Modes Of 11-Level Inverter

- 1) *Zero voltage level:* It represents the zero voltage level here the on-state switches are  $S_2, S_4, S_{b1}, S_{c1}, S_{b2}, S_{c2}, S_{b3}, S_{c3}, S_{b4}, S_{c4}$ . But in this mode of operation the switches  $S_2$  and  $S_4$  are to be turned so that these two switches get short circuited and the current doesn't flow thus the voltage becomes zero.
- 2)  *$V_{in}$  voltage level:* Switches which are turned on in this mode are  $S_1, S_4, S_{b1}, S_{c1}, S_{b2}, S_{c2}, S_{b3}, S_{c3}, S_{b4}, S_{c4}$ . Here all the capacitors are connected in parallel with the voltage source. Here all the capacitors are in parallel to voltage source so the capacitors are charged.
- 3)  *$2V_{in}$  voltage level:* Here switching sequences are  $S_1, S_4, S_{a1}, S_{b2}, S_{c2}, S_{b3}, S_{c3}, S_{b4}, S_{c4}$ .  $C_1$  is connected in series with the voltage source and capacitors  $C_2, C_3, C_4, C_5$  are connected in parallel with the voltage source.
- 4)  *$3V_{in}$  voltage level:* The switching sequences are  $S_1, S_4, S_{a1}, S_{a2}, S_{b3}, S_{c3}, S_{b4}, S_{c4}$ . Here capacitors  $C_1, C_3$  are connected in series and  $C_4, C_5$  are in parallel with respect to voltage source.
- 5)  *$4V_{in}$  voltage level:* The switching sequences are  $S_1, S_4, S_{a1}, S_{a2}, S_{a3}, S_{b4}, S_{c4}$ . Here, the capacitors  $C_1, C_3, C_5$  are in series with voltage source and the capacitor  $C_4$  is in parallel. So here the discharge time is more than the charging time.
- 6)  *$5V_{in}$  voltage level:* The switches which are in on state are  $S_1, S_4, S_{a1}, S_{a2}, S_{a3}, S_{a4}$ . Here all the capacitor i.e.  $C_1, C_2, C_3$  and  $C_4$  are in series with respect to voltage source. So that in this mode of operation complete discharge of capacitor takes place.

TABLE 2  
 LIST OF ON-STATE SWITCHES ON EACH STATE FOR 11-LEVEL

Relationship between $e_s$ and $e_k$	On state switches	Ideal bus voltage
$e_s > e_1$	S1 S4 Sa1 Sa2 Sa3 Sa4	$5V_{in}$
$e_1 \geq e_s > e_2$	S1 S4 Sa1 Sa2 Sa3 Sb4 Sc4	$4V_{in}$
$e_2 \geq e_s > e_3$	S1 S4 Sa1 Sa2 Sb3 Sc3 Sb4 Sc4	$3V_{in}$
$e_3 \geq e_s > e_4$	S1 S4 Sa1 Sb2 Sc2 Sb3 Sc3 Sb4 Sc4	$2V_{in}$
$e_4 \geq e_s > e_5$	S1 S4 Sb1 Sc1 Sb2 Sc2 Sb3 Sc3 Sb4	$V_{in}$
$e_5 \geq e_s > e_6$	Sc4	0
$e_6 \geq e_s > e_7$	S2 S4 Sb1 Sc1 Sb2 Sc2 Sb3 Sc3 Sb4	$-V_{in}$
$e_7 \geq e_s > e_8$	Sc4	$-2V_{in}$
$e_8 \geq e_s > e_9$	S2 S3 Sb1 Sc1 Sb2 Sc2 Sb3 Sc3 Sb4	$-3V_{in}$
$e_9 \geq e_s > e_{10}$	Sc4	$-4V_{in}$
$e_{10} \geq e_s$	S2 S3 Sb1 Sc1 Sb2 Sc2 Sb3 Sc3 Sa4 S2 S3 Sb1 Sc1 Sb2 Sc2 Sa3 Sa4 S2 S3 Sb1 Sc1 Sa2 Sa3 Sa4 S2 S3 Sa1 Sa2 Sa3 Sa4	$-5V_{in}$

Based on the  $4n-1$  output level waveform, the number of switching devices for proposed inverter of 7-level and 11-level are 10 and 16 switching devices respectively. Need of switching devices for the conventional SC inverter for 7-level are 20 and for 11-

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

level are 28. The conventional cascaded H-bridge (CHB) need 12 switching devices for 7-level and for 11-level it need 20 switching devices, whereas all the dc sources take the same voltage. So that proposed inverter has less number of switching devices than the conventional multilevel inverters.

### IV. SIMULATION RESULTS

In this work SC is modelled and simulated using the MATLAB software with its Simulink library and sim power system tool box. The MATLAB model of switched-capacitor with inverter connected system is shown in Fig.5 depending upon the low power and the high power. Switching device MOSFET is used for the low power and the device IGBT is used for high power. Here the simulation circuit is shown for the low power and the high power also similar to it i.e. replacing IGBT instead of MOSFET. Simulation parameters are given below for both conditions i.e. low power and high power which are same for 7-level and 11-level.




Fig.5 Simulation circuit for low power 7-level SC inverter




Fig.5 Simulation circuit for low power 11-level SC inverter

#### A. Simulation Parameters

The low power inverter simulation was executed with MATLAB/SIMULINK under the following conditions. Where the MOSFET model internal resistance  $R_{on} = 0.54 \text{ } [\Omega]$ , the snubber resistance  $R_s = 10^5 \text{ } [\Omega]$  are used as switching devices. The input voltage  $V_{in} = 8.00 \text{ } [V]$ , output resistance  $R = 50.0 \text{ } [\Omega]$ , filter capacitance  $C$  and filter inductance  $L$  are  $C = 0.45 \text{ } [\mu F]$  and  $L = 1.13 \text{ } [mH]$ , switching frequency  $f = 40.0 \text{ } [kHz]$ , reference waveform frequency  $f_{ref} = 1.00 \text{ } [kHz]$  and capacitance value  $C_k = 143 \text{ } [\mu F]$ .

The high power inverter simulation was executed under the following conditions. Where the IGBT model internal resistance  $R_{on} = 65.0 \text{ } [m\Omega]$ , snubber resistance  $R_s = 10^5 \text{ } [\Omega]$  are used as switching devices. The input voltage  $V_{in} = 100 \text{ } [V]$ , output resistance

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

$R = 10.0 [\Omega]$ , filter capacitance  $C$  and filter inductance  $L$  are  $C = 2.25 [\mu\text{F}]$ ,  $L = 225 [\mu\text{H}]$ , switching frequency  $f = 40.0 [\text{kHz}]$ , reference waveform frequency  $f_{ref} = 1.00 [\text{kHz}]$  and capacitance  $C_k = 712 [\mu\text{F}]$

### B. Result Analysis

The performance of switched-capacitor is demonstrated for different voltages for 7-level, here results shown below are for high power and for low power. For high power the input voltage given is 100v and the output voltage is 300v as shown in Fig. 6(a). The input voltage given for the low power is 8v but the output voltage is 24v as shown in Fig. 7(a).




Fig.6 Simulation results for high power 7-level SC inverter, 6(a) shows the voltage before filters, 6(b) shows the output voltage after filters, 6(c) shows the current through capacitor





Fig.7 Simulation results for low power 7-level SC inverter, 7(a) shows the voltage before filters, 7(b) shows the output voltage after filters, 7(c) shows the current through capacitor

The performance of switched-capacitor is demonstrated for different voltages for 11-level, here results shown below are for high power and for low power. For high power the input voltage given is 100v and the output voltage is 400v as shown in Fig.8(a). The input voltage given for the low power is 8v but the output voltage is 30v as shown in Fig. 9(a).



## International Journal for Research in Applied Science & Engineering Technology (IJRASET)




Fig.8 Simulation results for high power 11-level SC inverter, 8(a) shows the voltage before filters, 8(b) shows the output voltage after filters, 8(c) shows the current through capacitor




Fig.9 Simulation results for low power 11-level SC inverter, 9(a) shows the voltage before filters, 9(b) shows the output voltage after filters, 9(c) shows the current through capacitor

THD values are obtained using FFT analysis during harmonic disturbances in the system. The below figures represent the inverter output voltage and Harmonic spectrum at different values and levels are analysed.




Fig. 10(a)




Fig. 10(b)

Fig. 10 Output Voltage and Harmonic Spectrum before filters for high power 7-level, Fig. 10(a) Inverter output voltage, Fig. 10(b) FFT Analysis




Fig. 11(a)



## International Journal for Research in Applied Science & Engineering Technology (IJRASET)




Fig. 11(b)

Fig. 11 Output Voltage and Harmonic Spectrum before filters for low power 7-level, Fig. 10(a) Inverter output voltage, Fig. 10(b) FFT Analysis




Fig. 12(a)




Fig. 12(b)

Fig. 12 Output Voltage and Harmonic Spectrum before filters for high power 11-level, Fig. 12(a) Inverter output voltage, Fig. 12(b) FFT Analysis




Fig. 13(a)




Fig. 13(b)

Fig. 13 Output Voltage and Harmonic Spectrum before filters for low power 11-level, Fig. 13(a) Inverter output voltage, Fig. 13(b) FFT Analysis

TABLE 3  
 COMPARING VOLTAGE & THD OF BOTH LEVELS

	Input Voltage (Volts)	Output Voltage (Volts)	THD%
7-Level SC inverter	100	300	18.69
	8	24	18.53
11-Level SC inverter	100	400	12.17
	8	30	12.18

### V. CONCLUSION

In this work the operation of SC with different conditions are explained using series/parallel topology. The modulation method for the proposed inverter is shown. The circuit operation of the proposed inverter is altered by the simulation results with resistive load. The proposed inverter outputs larger voltage than the input voltage by switching capacitors in series and in parallel with less number of switches. The structure of the inverter is simple without any inductors in the circuit. By comparing both the levels total harmonic distortion of the inverter output waveform is reduced.

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

### VI. ACKNOWLEDGMENT

This work would not have been possible without the encouragement and able guidance of our supervisor, Mr.Bala Chennaiah, Assistant professor, Dept. Of Electrical and Electronics Engineering, RGM CET for his valuable suggestions and continuous motivation. I would also like to thank Dr.Naga Bhaskar Reddy (HOD) who has been a constant source of inspiration throughout this work.

### REFERENCES

- [1] H. Liu, L. M. Tolbert, S. Khomafoi, B. Ozpineci, and Z. Du, "Hybrid cascaded multilevel inverter with PWM control method," in Proc. IEEE Power Electron. Spec. Conf., Jun. 2008, pp. 162-166
- [2] A.Emadi, S. S. Williamson, and A. Khaligh, "Power electronics intensive solutions for advanced electric, hybrid electric, and fuel cell vehicular power systems," IEEE Trans. Power Electron., vol. 21, no. 3, pp. 567-577, May 2006.
- [3] L. G. Franquelo, J. Rodriguez, J.I. Leon, S. Kouro, R.Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," IEEE Ind. Electron. Mag., vol. 2, no. 2, pp. 28-39, Jun. 2008.
- [4] Y. Hinago and H. Koizumi, "A single phase multilevel inverter using switched series/parallel DC voltage sources," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2643-2650, Aug. 2010.
- [5] S. Chandrasekaram and L. U. Gokdere, "Integrated magnetics for interleaved DC-DC boost converter for fuel cell powered vehicles," in Proc. IEEE Power Electron .Spec. Conf., Jun. 2004, pp. 356-361.
- [6] Y. Hinago and H. Koizumi, "A switched-capacitor inverter using series/parallel conversion," in Proc. IEEE Int. Symp. Circuits Syst., May/Jun. 2010, pp. 3188-3191.
- [7] J. A. Starzyk, Y. Jan, and F. Qiu, "A dc-dc charge pump design based on voltage doubler," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, no. 3, pp. 350-359, Mar. 2001
- [8] O. C. Mak and A. Ioinovici, "Switched-capacitor inverter with high power density and enhanced regulation capability," IEEE Trans. Circuits Syst. I, Fundam.Theory Appl., vol.45, no.4, pp.336-347, Apr.1998.
- [9] B. Axelrod, Y. Berkovich, and A. Ioinovici, " A cascaded boost-switchedcapacitor- converter-two level inverter with an optimized multilevel output waveform," IEEE Trans.Circuits Syst. I, Reg. Papers, vol. 52, no. 12, pp.2763-2770, Dec. 2005.
- [10] J. I. Rodriguez and S. B. Leeb, " A multilevel inverter topology for inductively coupled power transfer," IEEE Trans. Power Electron., vol. 21, no. 6, pp. 1607-1617, Nov. 2006
- [11] B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," IEEE Trans. Ind. Electron., vol.49, no.4, pp. 858-867, Aug. 2002.
- [12] J. A. Pontt, J. R. Rodriguez, A. Liendo, P. Newman, J. Holtz, and J. M. San Martin, "Network-friendly low-switching-frequency multipulse high-power three-level PWM rectifier," IEEE Trans.Ind. Electron.,vol. 56, no. 4, pp. 1254-1262, Apr. 2009.



10.22214/IJRASET



45.98



IMPACT FACTOR:  
7.129



IMPACT FACTOR:  
7.429



# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24\*7 Support on Whatsapp)