



# **iJRASET**

International Journal For Research in  
Applied Science and Engineering Technology



---

# **INTERNATIONAL JOURNAL FOR RESEARCH**

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

---

**Volume: 4    Issue: VI    Month of publication: June 2016**

**DOI:**

**[www.ijraset.com](http://www.ijraset.com)**

**Call:  08813907089**

**E-mail ID: [ijraset@gmail.com](mailto:ijraset@gmail.com)**

# Switched Zeta-Derived Topology Based On Modeling and Simulation for Lighting Load

Aamir Malik<sup>1</sup>, Ankur Kumar Sharma<sup>2</sup>, Abhishek Anand<sup>3</sup>, Intesh Kumar<sup>4</sup>

<sup>1,2,3,4</sup>Department of Electrical & Electronics Engineering, Galgotias Educational Institutions, Greater Noida, UP-201306, INDIA

**Abstract-** High brightness white light emitting diodes (LEDs), has been attracted a lot of attention for general lighting applications conventional light bulbs in domestic, commercial, and industrial environments with high efficacy, longer lifespan, more compact size and environmental issues. The paper deals a quasi-active power factor corrector (PFC) and accurate current control for driving a string of HB LEDs. The proposed power supply for LED also is required for long lifespan, while maintaining high efficiency, high power factor, and low cost. However, a typical power supply design with an electrolytic capacitor as the storage operation, which is not only bulky, but also with a long lifetime, thus hampering performance correction of the entire LED lighting system. In this paper, a novel power factor correction (PFC) topology is employed by inserting the valley-fill circuit in the single-ended primary inductance converter (zeta)-derived DC-DC topology, which does not increase the voltage/current stress on the active switch used in the switching converter due to PFC. LED driver consist of diode bridge rectifier and resister to avoid the damage of LED by the higher current, because of this circuit is less efficient and approximately it is 20-30% efficient. This valley-fill zeta-derived topology operates in continuous conduction mode (CCM) in AC mains for universal input. Each LED has a 12V forward voltage and 0.25A forward current. There is some power quality indices such as total harmonic distortion of AC mains current (THD), distortion factor (DF), power factor (PF), crest factor (CF) and displacement power factor (DPF) are determine the characteristics of proposed LED lamp driver. The design, simulation and modelling of PFC zeta-derived DC-DC topology simulated in MATLAB/SIMULINK environment.

**Keywords-** Continuous Conduction Mode (CCM), Zeta-derived DC-DC Topology, Diode Bridge Rectifier (DBR), High Brightness White LED Driver.

## I. INTRODUCTION

As Buck-Boost converter transfers almost all energy from input to output using the inductors and analyses is based on voltage balance across the inductor, hence Zeta-derived topology can be derived from the coupling of buck and boost topology and this topology utilizes energy of capacitance and on the current balance of the capacitor the simulation is based. Approximately 20-25% of total electrical energy is put into service employing artificial light sources by the entire world. Since past few years the advancement of technology in light looming around the more efficient light emitting diodes (LEDs) and used it as a source of artificial light because of its numerous advantages such as long life, high lighting efficiency, very economical and environment friendly due to less mercury contents, less cost of production, require low maintenance, easily dimmable, less affected by vibrations due to the robust structure. In the market power LEDs are available of disparate power ratings of 1W, 2W and 5W with various voltage and current ratings. Some New power LEDs are designed for nominal currents of 230mA forward voltage in the range of 5-15V. There are some LEDs recently available at very high cost, but it is economical due to long life tenure. LED is used to special types of diodes, the method for executing them is to subdue the forward DC current through the resistors, but this sort of approach is rendering less efficient because of tremendous amount of energy loss in the internal circuit of LED lamp

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)




Figure: 1 Flow Chart of design for proposed topology

If primary source of energy is the AC then it will be mandatory to use some kind of AC-DC topology placed between the line and the high brightness (HB) LED. That is why, AC-AC converter is the relevant and suitable method to improve the power factor correction (PFC) or power factor re-regulators (PFP) of AC-DC converter. The commonly used power factor pre-regulators are boost, buck, buck-boost, SEPIC, CUK, and ZETA, also used for non-isolated and fly back is used for isolated mode. This can be operated in both continuous and discontinuous modes with better power quality at AC mains. In Figure 1 The systematic way of zeta-derived topology is illustrated.

### II. LITERATURE SURVEY

Since LEDs are more reliable, have high brightness, less power consumption and long life, one decade ago Toshihiko and Nakagawa claimed that LEDs would work as lamp of next generation. They suggested an indoor communicating network which was acting as optical wireless communication system in laboratory associated with the white LED lights and was giving light in laboratory. Optical transmission and optical lighting both was taken care in the system. Receiver's FOV and data effect inter symbol interference for influence which degrades system performance. Potential of high speed transmission for data was proposed and FOV and data rate have been explained. In proposed system they distributed the light which irradiance is broad for function of equipment and claimed visible light system as LED lighting system for next generation. [1] A power factor corrected quasi active model was introduced to drive high brightness LEDs. It was able to work on power factor correction and two mode power balance. It was also claimed higher efficiency, reliability, low size, low cost and THD less than 10% without increasing stress on switch which was used for power factor correction. [2] A proposal came last year in which they claimed for better storage capacitance in power supplies for LED system. Since conventionally we were using electrolytic capacitor but in contrast Linlin Gu suggested use of film capacitor for getting better lifetime of power supplies. Power factor is sustained for whole input ranges that accepted internationally. They increased the ripple voltage of capacitor to get lesser capacitance which is stored already. They suggested different method of injection of third harmonic current for more change of storage capacitance. Eventually they claimed 65.6% reduction of storage capacitance with power factor of 0.9 and regulation standards of ENERGY STAR. To verify the suggested model they build a prototype for two-stage PFC converter wherein with help of storage capacitance the input output constant power and pulsating power is balanced. In experimental model voltage stress for switches was high. Ultimately they proved that the storage capacitance is affected by ripple voltage and suggested a other way to select an optimal value of capacitance. Also they suggested less pulsation for input voltage with help of third harmonic current injection method. [3-4] This model summate DC/DC stage and PFC front end circuit into single stage flyback for HB LED applications. 78W (24V-3.25A) prototype circuit showed efficiency of 87.5%, THD of 14% and power factor of 0.98 at input AC of 110Volt. [5]

A proposal came for LED ballast which consists of dual non cascading model of current-fed power factor correction pre-regulator. To get sustainable life time, they used low voltage capacitor in place of high voltage capacitor in the model. They

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

used programmed controller to improve power factor and they exploited the leakage inductance of transformer to reduce the stress on switch. Design proposed higher lifetime and efficiency due to its noncascading structure which is form by LED driver and secondary winding in transformer. [6]

Huang jen proposed dimmable LED driver where he used adaptive feedback system to control devices. To achieve higher efficiency and high power factor coupled inductor singled inductance PFC converter may be used with commercial transition controller [7].

The commercial ac voltage may be converted into pulsating current with double the line frequency to drive high bright LEDs using new idea of electrolytic capacitor less LED driver. By injecting fifth and third harmonics into input current they presented better lifetime of LEDs without electrolytic capacitor and reduced the peak to average output current ratio to 1.34 theoretically. They suggested power factor of more than 0.9 to meet worldwide standard using electrolytic capacitor less flyback topology with DCM mode in LED drive and derived duty cycle function in half line cycle. Finally they managed to construct prototype with output rating 25v, 0.35A and presented a better control method. Only 100Hz ripple in the LED current and AM dimming scheme was adoptable in their proposed model as limit. [8]

Taking the help of green SMPS controller TEA1750 IC from Philips for LED street lamp of 110Watt power a power LED driver circuit with capacity of 80volt/1.37A output was constructed. They affirmed benefit of quasi resonant, valley detection, low voltage protection, over voltage protection, over current protection, over temperature protection, 85% efficiency and PF of .94 within the standards of ENERGY STAR. [9]

After some years offline LED driver controlled by digital modular architecture was proposed. To get power factor of 0.9 they used low profile component with low voltage high frequency circuit and to achieve high efficiency and to reduce current ripples to 15% in the LED they employed bidirectional buck second stage. [10].

### III. WORKING AND OPERATION OF ZETA-DERIVED TOPOLOGY

In the zeta-derived topology output voltage converted in to a DC voltage from the input with opposite polarity. Compared to the Boost, Buck and Buck-Boost converters the zeta-derived converter uses an additional capacitor and inductor to storage energy. There are following three modes of zeta-derived topology in sequence to the conduction state.

- A. Switch-ON Mode: The current flowing through the inductor  $L_m$  increases linearly and the diode which are used in the circuit blocks in the on state.
- B. Switch-OFF Mode: Since the current which are flowing through the inductor  $L_m$  cannot abruptly change and the diode must carry the current so it commutates and again starts to conduct. From the inductor  $L_m$  to the middle capacitor  $C_0$  energy is transferred and resulting in a decreasing inductor current.
- C. Discontinuous conduction mode (DCM): In this state the current through the inductor  $L_m$  again starts to increases linearly and the diode again blocks. The middle capacitor discharges and supplies the RC load through the inductor  $L_0$ . Across the resistor  $R$  the induced voltage has the opposite polarity of the input voltage. Waveform of zeta-derived topology is shown in Figure 2 [11].




Figure: 2 Zeta-derived topology waveforms

The circuit which are used in the zeta-derived topology has two limits of operation. For a PWM duty cycle  $D \rightarrow 0$  the output voltage equals to zero, and in the other side for  $D \rightarrow 1$  the output voltage grows toward negative infinity. This equation ( $V_{out} = -D / (1-D) \cdot V_{in}$ ) is given for conduction mode of the output voltages that are the limits of the circuit. For the combination of inductors and capacitors acts as a second order low pass filter to just reducing the voltage ripple at the output. As compared to the previous dc to dc voltage topology (Buck, Boost and Buck-Boost) the zeta converter remains always allows continuous current flow through the inductors, and there are no any type of abducted discontinuous conduction mode is possible. The small

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

signal averaged state-space method is a either simple circuits or complex structures [12, 13]. By using mathematical analysis and effort, this method is helpful to achieve linear averaged time-invariant models and its derived final result. Procedure proposed by researchers [14, 15] is adapted here to obtain such models and to solve to our problem. The schematic diagram of Zeta-derived topology is shown in Figure 3




Figure: 3 Basic Circuit of ZETA Converter

The model has the mathematical description of the real system behaviour which is required to check the stability of that system. Here starting point is the extraction of state equation by using Kirchoff's voltage and current laws for two operating modes of switch. First mode is when the switch is in on state and the diode is off, and the second mode is that the switch is off and the diode is on. All extracted state equation are obtained in first order and reduce the complexity of the equations and ease the analysis because these equations are calculated in nodes and loops in the presence of one passive element.




Figure: 3 (a) ON State




Figure: 3 (b) OFF State

### IV. STATE SPACE EQUATIONS ANALYSIS OF PROPOSED TOPOLOGY

Provided that the natural frequencies of the converter, as well as the frequencies of variations of the converter inputs, are much slower than the switching frequency, then the state-space averaged model that describes the converter in equilibrium is

$$0 \square AX \square BU Y \square CX \square EU$$

Where the averaged matrices are

$$A \square DA \square D \square A$$

$$1 \quad 2$$

$$B \square DB_1 \square D \square B_2$$

$$C \square DC_1 \square D \square C_2$$

$$E \square DE_1 \square D \square E_2$$

And the equilibrium dc components are

X = equilibrium (dc) state vector

U = equilibrium (dc) input vector

Y = equilibrium (dc) output vector

D = equilibrium (dc) duty cycle

Equilibrium state-space averaged model

$$0 \square AX \square BU Y \square CX \square EU$$

Solution for X and Y:

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

$$\begin{aligned}
 X &= A^{-1} B U \\
 Y &= (C A^{-1} B \\
 &+ E) U \\
 \frac{dx(t)}{dt} &= A x(t) + B u(t) + \{(A_1 + A_2) X \\
 &+ (B_1 + B_2) U\} d(t) \\
 y(t) &= C x(t) + E u(t) + \{(C_1 (E_1 + E_2) U) d \\
 &+ C_2\} X(t)
 \end{aligned}$$

$\hat{x}(t)$  = small – signal (ac) perturbation in state vector  $\hat{u}(t)$  = small – signal (ac) perturbation in input vector  $\hat{y}(t)$  = small – signal (ac) perturbation in output vector

$\hat{d}(t)$  = small – signal (ac) perturbation in duty cycle

To build a small signal ac model at an operating point, the duty ratio is considered as

Where D and are the constant and Driver

Figure: 5 Proposed Model PFC Zeta-derived based LED

The small signal ac model can be given by the following state equation

### V. PROPOSED MODEL OF PFC ZETA-DERIVED TOPOLOGY BASED LED DRIVER





Figure: 4 Power Supply Flow

High brightness white light emitting diodes (LEDs) with universal input voltage needs the employment of Zeta-derived topology based power supply. In the suggested LED driver, power factor correction (PFC) AC-DC, AC mains helps to improve the input power factor to the required level as per the limits given by various international standards like IEC-61000-3-2 class D requirement. The zeta-derived maintains constant output lamp voltage to achieve stable operation of lighting driver to retrofit applications. The operation of PFC topology at high switching frequency reduces the weight and size of passive components like inductors and capacitors. PWM dimming technique is used to drive multiple LED lamps for universal voltage input. Below in Figure the block diagram of proposed LED driver is shown. An uncontrolled diode bridge rectifier (DBR) is arranged after input supply to generate pulsating DC signal that goes into PFC Zeta- derived topology as input signal. This zeta-derived is used to generate a DC output voltage which is compared with the reference voltage and obtained the error signal that works as input signal to PI controller again. The output of PI controller compares with saw tooth wave of suitable frequency at 50 kHz to generate the PWM pulses. The PWM pulse with repeating frequency  $f_s$  and conduction duty D drives to switch M which is a p-channel power MOSFET device. The switching period is  $T=1/f_s$ , so the switch-on period is DT and switch-off period is (1-D) T. when the switch M turned off, the current flows through the free-wheeling diode D and descends for whole switching –off period (1-D)T. In continuous mode, current  $I_o$  does not become zero before s witch M turned on but current becomes zero before switch M turned on again in discontinuous mode.



## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

### VI. DESIGN AND ANALYSIS OF PROPOSED PFC ZETA-DERIVED BASED LED DRIVER

Few considerations have to be taken to design and estimate the proposed topology of LED driver, those are mention;  
 All the components of proposed LED driver have considered as ideal components.

For maintaining the input voltage constant in one switching cycle, the switching frequency has selected much higher than AC mains frequency.

At the time of starting LED lamp has considered as an open circuit and a pure resistor during steady state operation.

DC link capacitor is considered as high enough so that In one switching cycle the DC link voltage can be maintained constant for a wide variation of input AC mains [16]

The analysis and design of PFC Zeta converter is presented in continuous conduction mode (CCM) of operation and calculation of components is mention below.

For a Zeta converter operating in CCM, the duty cycle is defined as below

$$\text{-----} \tag{1}$$

The critical value of inductance  $L_m$  and  $L_0$  is determined by allowing the change in peak-to-peak ripple current to be 100% of the average output current. The critical value of inductances  $L_m$  and  $L_0$  are defined as,

$$\text{-----} \tag{2}$$

The coupling capacitor (C) is designed on the basis of its ripple voltage contents. The voltage across coupling capacitor is equal to the peak value of the input voltage. It's important to design the capacitor C and its value can be expressed as below,

$$\text{-----} \tag{3}$$

To maintain DC output constant voltage with less value of ripple contents, the output DC link capacitor  $C_0$  must have enough high capacitance and must supply a continuous load current at high switching frequency. The value of capacitor  $C_0$  is expressed as below

$$\text{-----} \tag{4}$$

where, the maximum value of AC mains input voltage is  $V_{in}$ , duty cycle is D, DC link voltage is  $V_{dc}$ , average input current is  $I_0$ , switching frequency of the active switch is  $f_s$ , the ripple voltage of coupling capacitor (i.e.  $270\sqrt{2}V$ ) is  $\Delta V_c$ , the ripple voltage of DC link capacitor is  $\Delta V_{C_0}$ . The minimum and maximum duty cycle are 0.307 and 0.413 at AC mains voltage of 170 V and 270 V respectively using equation (1). switching frequency of 50 kHz and DC link voltage of 120 V and average load current  $I_o = 723$  mA, the calculated critical values of inductors from equation (2) are  $L_m(\text{crit}) = L_0(\text{crit}) = 1.14$  mH (to ensure CCM operation selected as 2 mH),  $V_c = 13\%$  of  $V_c = 35.1$  volt,  $V_{c2} = 11\%$  of  $V_{dc} = 13.2$  volt, The calculated value of coupling capacitor using equation (3) is  $C = 126.67$  nF (selected as 120 nF) and from equation (4) the calculated value of DC link capacitor is  $C_0 = 436$   $\mu$ F for a voltage ripple of 13% (selected as 450  $\mu$ F).

### VII. CONTROL SCHEME

PI controller and pulse width modulator is used to control zeta-derived topology and constant the output voltage. System uses voltage control scheme and sends pulse to power switch (M).

#### A. PI Controller

It controls the voltage which senses the output voltage ( $V_{dc}$ ) and compares with the reference voltage ( $V_r$ ) to obtained error voltage signal ( $V_e$ ).

The output of PI voltage regulator at  $n^{\text{th}}$  sampling instant can be given as,

$$I_c(n) = I_c(n-1) + K_p\{V_e(n) - V_e(n-1)\} + K_i V_e(n) \text{ Where, } K_p \text{ and } K_i \text{ are the proportional and integral gains.}$$

#### B. PWM Signal Generation[13, 14]

It reduces the current harmonics and to obtained unity power factor, the input supply current must follow the shape of input

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

voltage. PWM signal is generated by comparing output of PI controller and fixed frequency carrier wave and works as gate input signal for power MOSFET switch of the PFC Zeta-derived topology.

If  $K_c * I_c(n) > \text{carrier signal}$ , then  $M=1$  else  $M = 0$ .

### VIII. MATLAB MODEL OF PROPOSED ZETA-DERIVED TOPOLOGY BASED LED DRIVER

The model of the proposed PFC Zeta converter based LED driver is developed in MATLAB/Simulink and it is shown in Figure 6 under normal running condition in which the lamp is considered as a resistor at high frequency.



Figure: 6 Model of Proposed Zeta-derived Topology Based on LED Driver

technique is used to operate it in continuous condition mode (CCM). The switching frequency is 50 kHz to generate PWM pulses which works as gate input to on the solid state power switch. The designed- values of the Zeta converter components obtained from equations (1)-(4) are selected appropriately to obtain better power quality improvement at universal input AC mains [15].

### VIII. RESULT AND DISCUSSION

The main motive of design, modelling and simulation is to validate the performance of proposed PFC based LED driver which has low THD of AC mains current for the wide input voltage applications. The DC link voltage is kept almost constant at 120 V using closed loop control, thus the output current is maintained constant throughout the universal input voltage range (170V-270V), which realizes the constant power. Figures 7 show waveforms, Output voltage (V) Power factor and Harmonic distortion at 170 V under normal running conditions.

Figures 8 Show waveforms, Output voltage (V), Power factor and Low Harmonic distortion at 220 V under normal running condition.




Fig: 7(a) Output voltage at 170 input voltage






Fig: 7(b) Power factor at 170 input voltage





## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

Fig: 7(c) Harmonic distortion at 170 input voltage




Fig: 8(a) Output voltage at 220 input voltage





Fig: 8(b) Power factor at 220 input voltage



The topology based on PFC Zeta-derived topology is modelled in the MATLAB-Simulink toolbox where Proportional Integral (PI) controller where voltage follower

Fig: 8(c) Harmonic distortion at 220 input voltage Table-I Highlights power factor variations and % THD variations of AC mains of proposed model with the range of input voltage. The power quality indices of the proposed are found under the specified limits of strict international standard IEC61000-3-2 for class C equipment.

Table: I Simulation Performance Indices Result of Proposed Zeta-derived Topology Based LED Driver

$V_{in}(v)$	$I_{in}(A)$	$P_s(w)$	$V_{out}(v)$	$I_{out}(A)$	PF	THD
170	0.1035	17.56	120.73	0.2456	0.9985	2.45
180	0.0987	17.74	121.10	0.2469	0.9990	2.10
190	0.0942	17.87	121.38	0.2478	0.9987	2.95
200	0.0902	18.01	121.64	0.2488	0.9987	2.27
210	0.0863	18.09	121.81	0.2493	0.9985	2.34
220	0.0829	18.19	122.00	0.2500	0.9974	3.62
230	0.0797	18.25	122.12	0.2504	0.9959	3.82
240	0.0782	18.70	122.24	0.2508	0.9964	4.01
250	0.0737	18.35	122.32	0.2511	0.9961	4.49
260	0.0711	18.40	122.40	0.2514	0.9957	5.47
270	0.0686	18.42	122.48	0.2517	0.9948	5.91

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

### IX. CONCLUSIONS

A CCM operated PFC Zeta-derived topology based LED driver has been designed, modelled and its performance has been simulated with improved power quality for universal AC mains. The proposed LED driver with PFC Zeta-derived topology has shown good performance such as nearly unity power factor and crest factor of 1.35 for the universal AC mains. The current harmonics and input power factor of the proposed LED driver are have been found as per norms of strict mandatory international regulation IEC 61000-3-2 for Class-C equipments and IEEE-519. The DC link voltage has been maintained constant, which realizes the constant lamp voltage and subsequently constant lamp current for retrofit applications irrespective of the change in AC mains voltage. The lamp power has also remained constant for the complete variations of the input voltage. The proposed driver has low THD of AC mains current for the voltage range of 170V-270V. For the complete input voltage range the LED lamp current has not crossed the rated lamp current value of 724mA, which ensures the safety of LED module.

### REFERENCES

- [1] B. Singh, B. N. Singh, A. Chandra, K. A. Haddad, A. Pandey, and D. P. Kothari, "A review of single-phase improved power quality AC-DC converters," *IEEE Trans. on Ind. Elect.* vol. 50, no. 5, pp. 962-981, Oct. 2003.
- [2] B. Singh, S. Singh, A. Chandra, and K. A. Haddad, "Comprehensive Study of Single-Phase AC-DC Power Factor Corrected Converters With High-Frequency Isolation," *IEEE Trans. on Ind. Informatics*, vol. 7, no. 4, pp. 540-556, Nov. 2011
- [3] T. Komine and M. Nakagawa, "Fundamental analysis for visible-light communication system using LED lights," *IEEE Trans. on Consumer Elect.*, vol. 50, no. 1, pp. 100-107, 2004.
- [4] Torok, S. Beczkowski, S. M. Nielsen, J. Gadegaard, T. Kari, and K. Pedersen, "High output LED-based profile lighting fixture," in *Proc. of 37th IEEE Annual Conf. on Ind. Elect. Society, IECON*, 2011, pp. 2941-2946.
- [5] Danial W. Hart, *Power Electronics*. New York: Mc-GrawHill, 2011.
- [6] B. Wang, X. Ruan, K. Yao, and M. Xu, "A Method of Reducing the Peak-to-Average Ratio of LED Current for Electrolytic Capacitor-Less AC-DC Drivers," *IEEE Trans. on Power Elect.*, vol. 25, no. 3, pp. 592-601, Mar. 2010.
- [7] D. G. Lamar, J. Sebastian, M. Arias and M. M. Hernando, "A low-cost AC-DC high-brightness LED driver with power factor correction based on standard peak-current mode integrated controllers," *IEEE Energy Conversion Congress and Exposition, ECCE*, 12-16 Sept. 2010, pp. 463-470.
- [8] J. Garcia, A. J. Calleja, E.L. Corominas, D. Gacio, L. Campa, R.E. Diaz, "Integrated Driver for Power LEDs," 36<sup>th</sup> IEEE Annual conference on Ind. Elect. Society – IECON, Nov. 2010, pp. 2578-2583.
- [9] X. Ruan, B. Wang, K. Yao, and S. Wang, "Optimum injected current harmonics to minimize peak-to-average ratio of led current for electrolytic capacitor-less ac-dc drivers," *IEEE Trans. On Power Elect.*, vol. 26, no. 7, pp. 1820-1825, Jul. 2011.
- [10] S. Wang, X. Ruan, K. Yao, and Z. Ye, "A flicker-free electrolytic capacitor-less AC-DC LED driver," *IEEE Energy Conversion Congress and Exposition, ECCE*, Sept. 2011, pp. 2318-2325.
- [11] A. Shrivastava, and B. Singh, "Improved power quality based high brightness LED lamp driver," *International Journal of Engineering, Science and Technology*, vol. 4, no. 1, 2012, pp. 135-141.
- [12] L. Xu, H. Zeng, J. Zhang, and Z. Qian, "A Primary side controlled WLED driver compatible with TRAIC dimmer," 26<sup>th</sup> Annual IEEE Applied Power Electronics Confer. and Exposition, APEC, Mar. 2011, pp. 699-704.
- [13] H. Ma, W. Yu, C. Zheng, J. Sheng, Q. Feng, and B. Y. Chen, "A universal-input high-power-factor pfc preregulator without electrolytic capacitor for pwm dimming led lighting application," *IEEE Energy Conversion Congress and Exposition, ECCE'11*, Sept. 2011, pp. 2288-2295.
- [14] X. Xie, M. Ye, Y. Cai, and J. Wu, "An optocouplerless two-stage high power factor LED driver," 26<sup>th</sup> Annual IEEE Applied Power Elect. Confer. and Exposition, APEC, , Mar. 2011, pp. 2078-2083.
- [15] Y. C. Li, and C. L. Chen, "A novel single-stage high-power-factor AC-to-DC led driving circuit with leakage inductance energy recycling," *IEEE Trans. on Ind. Elect.*, vol. 59, no. 2, pp. 793-802, Feb. 2012.
- [16] M. Arias, D. G. Lamar, F. F. Linera, D. Balocco, A. A. Djalilo, and J. Sebasti'an, "Design of a soft-switching asymmetrical half-bridge converter as second stage of an led driver for street lighting application," *IEEE Trans. on Power Elect.*, vol. 27, no. 3, pp. 1608-1621, Mar. 2012.
- [17] H. Ma, J. S. Lai, Q. Feng, W. Yu, C. Zheng, and Z. Zhao, "A novel valley-fill sepic-derived power supply without electrolytic capacitors for led lighting application," *IEEE Trans. on Power Elect.*, vol. 27, no. 6, pp. 3057-3071, Jun. 2012.
- [18] X. Xie, J. Wang, C. Zhao, Q. Lu, and S. Liu, "A novel output current estimation and regulation circuit for primary side controlled high power factor single-stage flyback LED driver," *IEEE Trans. on Power Elect.*, vol. 27, no. 11, pp. 4602-4612, Nov. 2012.
- [19] K. Zhou, J. G. Zhang, S. Yuvarajan, and D. F. Weng, "Quasi-active power factor correction circuit for HB-LED driver," *IEEE Trans. on Power Elect.*, vol. 23, no. 3, pp. 1410-1415, May 2008.
- [20] E. M. S. Jr, C. S. Postiglione, F. L. M. Antunes and A. J. Perin, "Low Cost ZVS PFC Driver for Power LED," in *Ind. Elect.*, 35<sup>th</sup> Annual Conference of IEEE, IECON '09, Nov. 2009, pp. 3551-3556.
- [21] Q. Hu, and R. Zane, "A 0.9 PF LED Driver with Small LED Current Ripple Based on Series-input Digitally-controlled Converter Modules," 25<sup>th</sup> Annual IEEE Applied Power Elect. Confer. and Exposition APEC, Feb. 2010, pp 2314-2320.
- [22] D. Aguilar, and C. P. Henze, "LED Driver Circuit with Inherent PFC," 25<sup>th</sup> IEEE Annual Applied Power Elect. Confer. and Exposition APEC, Feb. 2010, pp. 605-610.
- [23] T. L. Chem, T. M. Huang, W. Y. Wu, W. M. Lin, G. S. Hwang, "Design of LED driver circuits with single-stage PFC in CCM and DCM," 6<sup>th</sup> IEEE Conf. on Ind. Elect. and Applications ICIEA Jun. 2011, pp. 2358-2363.
- [24] X. Y. Zhen, L. W. Ming, X. Y. Chun, and S. Yangjun, "Inductor optimize design for BCM buck-PFC in LED driver," *International Conference on Electrical Information and Control Engg.*, ICEICE'11, Apr. 2011, pp. 2264-2267.
- [25] E. Kang and J. Kim, "A single-stage off-line LED driver IC with hysteretic power factor correction control," 26<sup>th</sup> Annual IEEE Applied Power Elect. Confer. and Exposition APEC, 5-9 Feb 2012, pp 2368-2371.
- [26] M. Ryu, J. Kim, J. Baek, and H. G. Kim, "New multi-channel leds driving methods using current transformer in electrolytic capacitor-less AC-DC drivers," 27<sup>th</sup> Annual IEEE Applied Power Elect. Confer. and Exposition, APEC, 5-9 Feb. 2012, pp. 2361-2367.

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

- [27] G. Tao, L. Yu, F. Xiansong, N. Pingjuan and C. Yuhua, "110W high power led street lamp power driver," International Confer. on Educational and Information Tech. ICEIT 2010, vol. 3, Sept. 2010, pp. 394-397.
- [28] K. I. Hwu, Y. T. Yau, and L. L. Lee, "Powering LED Using High-Efficiency SR Flyback Converter," IEEE Trans. on Ind. Applications, vol. 47, no.1, pp. 376-386, Nov. 2011.
- [29] C. A. Cheng, F. L. Yang, C. W. Ku and C. H. Yen, "A Novel Single-Stage High Power LEDs Driver," 8th International Conf. on Power Elect. ECCE, May 30-Jun. 3, 2011.
- [30] S. Y. Ou, and H. P. Hsiao, "Analysis and design of a novel single-stage switching power supply with half-bridge topology," IEEE Trans. on Power Elect., vol. 26, no. 11, pp. 3230-3241, Nov. 2011.
- [31] C. A. Cheng, and C. H. Yen, "A single-stage driver for high power LEDs," 6<sup>th</sup> IEEE conf. on Ind. Elect. and Application ICIEA, Jun. 2011, pp. 2666-2671.



10.22214/IJRASET



45.98



IMPACT FACTOR:  
7.129



IMPACT FACTOR:  
7.429



# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24\*7 Support on Whatsapp)